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VI ABSTRACT 
A flight simulator combines flight data and polygon 
face terrain data to provide a CRT display at each win- 
dow of the simulated aircraft. The data base specifies 
the relative position of each vertex of each polygon face 
therein. Only those terrain faces currently appearing 
within the pyramid of vision defined by the pilots eye 
and the edges of the pilots window need be displayed at 
any given time. As the orientation of the pyramid of 
vision changes in response to flight data, the displayed 
faces are correspondingly displaced, eventually moving 
out of the pyramid of vision. Faces which are currently 
not visible (outside the pyramid of vision) are clipped 
from the data flow. In addition,, faces which are only 
partially outside of pyramid of vision are reconstructed 
to eliminate the outside portion. Window coordinates 
are generated defining the distance between each vertex 
and each of the boundary planes forming the pyramid of 
vision. The sign bit of each window coordinate indi- 
cates whether the vertex is on the pyramid of vision side 
of the associated boundary panel (positive), or on the 
other side thereof (negative). The set of sign bits accom- 
panying each vertex constitute the "outcode" of that 
vertex. The outcodes (O.C.) are systematically pro- 
cessed and examined to determine which faces are com- 
pletely inside the pyramid of vision (Case A-all signs 
positive), which faces are completely outside (Case 
C-All signs negative) and which faces must be recon- 
structed (Case B-both positive and negative signs). 
18 Claims, 33 Drawing Figures 
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In general case, the number of testing steps Tn re- 
CLIPPING POLYGON FACES THROUGH A 
POLYHEDRON OF VISION 
quired to clip a face was: 
Tn=(Vn)x(Pn)+(closing tests) 
The invention described herein was made in the per- 5 
formance of work under NASA Contract Number 
NAS9-14910 and is subject to the provisions of Section 
305 of the National Aeronautics and Space Act of 1958 
(72 Stat. 435; 42 U.S.C. 2457). 
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where 
Vn is the number of vertices in the face, and 
Pn is the number of clipping planes forming the 
10 This prior art-separate test clipping technique is shown 
in more detail in U.S. Pat. No. 3,639,736 and U.S. Pat. 
No. 3,816,726, both to Sutherland; and in an article by 
Sutherland and Hodgman entitled “Reentrant Polygon 
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l5 (Communications of the ACM), January 1964, Volume 
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pyramid of vision 
GENERAL DESCRIPTION OF FLIGHT SIMU- 17 #.. 
LATION SYSTEM 10 
DETAILEDLDESCRIPTIONEOF~INTERFACE 
SUAL COMPUTER 12 IMAGE PROCESSOR 42 
It is therefore an object of this invention to provide a 
clipping system which is faster. 
It is therefore another object of this invention to 
provide a face clipping circuit which requires fewer test 
30 steps than the product of the number of vertices of the 
face times the number of boundary planes forming the 
clipping volume. 
It is a further object of this invention to provide a 
This invention relates to a flight or motion simulator clipping device in which the number of clipping steps is 
display, and more particularly to continuously clipping 35 not directly related to the number of clipping planes. 
data which is currently not within the display area, It is yet another object of this invention to provide a 
Heretofore, clipping of polygon faces outsids a clipping circuit which combines certain groups of ver. 
pyramid of vision has been accomplished by continu- tex-plane 
ously determining the distance or window coordinate It is another object of this invention to provide a 
between each pair of adjacent vertices within erroh 40 clipping circuit to M z e  the number of tests required 
Polygon face, and each boundary Plane forming the 
pyramid of vision. The side of each plane outside the It is a further object of this invention to provide a 
pyramid of vision was negative (non visible) and the ,.lipping in each polygon face is 
side including the pyramid of vision was positive (possi- and &sed without repeating the first vertex. 
bly visible). The sign bits of each window coordinate 45 object of this invention to a 
for each vertex were collected into a single data worm clipping circuit which keeps track of all incompleted 
outcode (O.C.) contained four sign bits. In a more re- ping process. cent approach, the clipping of the current face, the 0.C. It is another object of this invention to a of each vertex was “tested” separately against each of 50 clipping circuit having sets of meimory pointers and 
the four boundary plane. Testing is the process of deter- 
mining whether a vertex is on the plus or minus side of flags assigned to the window-coordinates to reduw the 
a particular boundary plane, and is accomplished by data 
examining the appropriate sign bit. The o.c. contains It is a further object of this invention to provide a 
suacient information to determine the of the s5 clipping circuit in which the window coordinate man- 
corresponding vertex. If each bit of the O.C. is positive, Ory locations shared the plane hard- 
visible. Testing is a procedure for gathering the visibil- 
ity information. A four sided polygon face tested 
against a four sided pyramid of vision required 60 
4x4+(4)=20 separate tests or examinations. The nun- 
ber of testing steps remained the same for faces entirely 
within view (Case A) partially in view (Case B) or 
entirely out of view (Case C). There was no reduction 
in the number of testing steps for the simple case A and 65 in which: 
case Cksituations. However, more complex faces (and 
viewing volumes) required a proportionately greater 
number of tests. data flow; 
BACKGROUND OF THE INVENTION 
into a single test. 
to close the polygon faces. 
It is yet a 
d-the “OUtCOde”. In the Case Of a Square window, each @int branches developed during the clip- 
then the vertex is within the pyramid of vision and ware for reducing the number of memow acCeSi Pori- 
Ods per test to one. 
DESCRIPTION OF THE FIGURES 
Further objests and advantages of the present invan- 
tion, and the operation of the clipping system, Will be- 
come apparent from the following detailed description 
taken in conjunction with the accompanying drawings, 
FIG. 1 is a block diagram of DIG visual system 10 
and peripheral flight simulation equipment showing the 
3 
4,208,8 10 
FIG. 2 comprising FIGS. 2A and 2B is a pictorial 
view of an aircraft and terrain features illustrating 
image vectors and O.C. regions; 
FIG. 3 is a block diagram of translation stage 60 
wherein the delta data is translated into face vertex 5 
vectors Vf; 
FIG. 4 is a block diagram of rotation state 62 wherein 
each Vf is multiplied by an H matrix; 
FIG. 5 is a block diagram of clipping stage 63 which 
FIG. 6 is a block diagram of projection stage 64 
wherein Xc and Yc are divided by Zc to project Vc into 
the display plane; 
FIG. 7 is a block diagram of edge stage 65 which 
identifies the edges of each polygon face and the slopes 15 
thereof; 
FIG. 8 comprising FIGS. 8A-8E is a logic diagram 
of processor control logic 70; 
FIG. 9 is a block diagram of miniraster calculator 72 
which provides the starting points and widths of each 20 
scan line; 
FIG. 10 comprising FIGS. 10A-1OG is a clipping 
logic tree with accompanying face-outcode diagrams; 
FIG. 11 comprising FIGS. 11A-11D is a diagram 
showing four possible clipping results between a line 25 
and a plane; 
FIG. 12 is a block diagram of rejection logic 558 
showing a plane testing circuitry; and 
FIG. 13 comprising FIGS. 13A-13G is the logic tree 
of FIG. 10 showing each step of the clipping procedure. 30 
eliminates image data outside the field of vision; 10 
GENERAL DESCRIPTION OF FLIGHT 
SIMULATION SYSTEM 10 
FIG. 1 shows flight simulation system 10 with visual 
capabilities provided by a digital visual system 12. A 35 
simulated aircraft 14 is linked to flight simulation com- 
puter 16 and visual system 12 through computer linkage 
18. Flight computer 16 controls motion system 20 and 
instrument system 22 of aircraft 14 in response to the 
pilot's maneuvering action at aircraft controls 24. Vi- 40 
sual system 12 is formed by general purpose computer 
40 (such as Digital Equipment Corporation PDP 11/25) 
plus image processor 42, display generator 44. Interface 
controller 46, within image processor 42, is provided to 
process flight data from aircraft 14 to translation stage 45 
60, and to control image data flow from G P  computer 
40 to image processor 42 via a data buffer. 
GP computer 40 receives flight data, such as aircraft 
position Vp, aircraft roll, pitch, and yaw attitude (Pi 
matrix), etc., from computer 16. GP computer 40 addi- 50 
tionally receives terrain data (both natural formations 
and cultural structures) from data base 48 such as run- 
ways, towers, hangers, roads, rivers, fields, moving 
objects, etc. In general visual system 12 may process 
and display terrain features consisting of points, lines 55 
closed polygons, or combinations thereof. Preferably 
the aircraft position data is an aircraft position vector 
VP extending from the simulated position of aircraft 14 
to the origin of the terrain coordinate system (see FIG. 
2). In order to simplify conception and data organiza- 60 
tion, the terrain origin is located proximate the touch- 
down area of the runway, and the x axis of the terrain 
coordinate system from data base 48 is coincident to the 
runway centerline. An updated Vp is supplied each 
frame period by flight simulation computer 16 as the 65 
flight parameters of aircraft 14 change. The earth data 
also includes the position of certain landmark points 
(Vo) such as the first vertex of each face, and the rela- 
4 
tive position of the points forming other terrain feature 
(delta data). Translation stage 60 subtracts Vp from 
each V o  to form translated vectors (Vt=Vo-Vp). 
Translation stage Bo then combines the delta with the 
appropriate Vt to provide the remaining face vertex 
vector Vf for each face (Vf=Vt+delta data). Rotation 
stage 62 compensates each Vf for changes in aircraft 14 
orientation (pitch, roll, and yaw) for each window 
(channel) and forwards Vc to clipping stage 63. Faces 
which are not visible to the pilot because they are out- 
side his field of vision are eliminated from the data flow 
within image processor 42 by clipping stage 63. In addi- 
tion, clipping stage 63 reconstructs partially visible 
faces and forwards only the visible portion thereof to 
projection stage 64. Projection stages 64 projects the 
three-dimensional Vc into two-dimensional display CO- 
ordinates or vectors Vd. Edge stage 65 provides a list of 
visible edges defined by the end points and the slope. 
The data flow through image processor 42 and the 
mode of operation thereof is controlled by processor 
control logic 70. 
'Texture stage 72 within display generator 44 receives 
the visible edge list for coordination with the display 
raster. Deflection stage 74 provides the required analog 
deflection voltages to CRT display devices 82. Video 
stage 76 receives the color, intrinsic intensity and sue 
portion of the data for controlling the CRT beam volt- 
age, current and focus. The CRT in device 82 is prefera- 
bly a bezm penetration, random deflection tube which 
allows precise control of spot position, continuous con- 
trol of spot focus and diameter, and provides at least 
two phosphors of different colors. 
DETAILED DESCRIP%ION OF INTEWACE 
CONTROLLER 46 AND THE DATA FORMAT 
GP computer 49 has an in-core, buffer memory 
which accumulates blocks of image data required to 
form each display frame. The in-core buffer contains 
initiakation points (Vo) and delta data from data base 
48 plus each new position vector Vp and rotational 
matrix (pr) as they are computed by flight computer 16. 
The inage data accumulating in the in-core buffer is 
periodically transferred as a data block to hardware 
U M  buffer 304 in interface controller 46. Controller 
46 processes the data words sequentially to image pro- 
cess or 42 while GP computer 40 simultaneously assem- 
bles the next data block in the in-core buffer for the next 
data handshake with RAM 304. The accumulation of 
data blocks in GP computer 16 and the handshake data 
transfer to RAM 304 is outlined in the following four 
operations: 
Operatin &Preflight Load-Data Base 48 to Core 
Memory 
Prior to each training flight, the content of data base 
48 is loaded into computer 40 core-memory. Image data 
from data base 4-0 includes sixteen control words 
((4ooo-1111) having bit formats as described hereinafter, 
initialization data Vo, delta data, etc. 
Operation 11-Aircraft Orientation Update 
The in-core memory is updated periodically with the 
most recent aircraft orientation angles roll, pitch and 
yaw (PI matrix data) from flight computer 16. Preferra- 
bly, this aircraft update occurs once each frame. The H 
matrix data is received by computer # as the sine and 
cosine of each of the three orientation angles-six items 
of data. The software of computer 40 responds to the 
4,208,8 10 
6 
orientation data to form the rotational matrix H de- Normal 24 bit resolution (R=3) requires two subse- 
scribed in the specification (Section IX). The software quent data words. The first word provides the sixteen 
merely calculates the proper sine-cosine products to LSB to RAM’s 350 and the second word provides the 
form a 3 x 3  matrix for each angle, and multiplies the 8MSB to RAM’s 350. Vp and Vo data require the full 
three 3 x 3  matrices together to generate the nine ele- 5 24 bits and therefore are preceded by an LDA instruc- 
ments of the rotational matrix H. These nine elements tion word with R=3. The LSB of Vp preferably corre- 
are generated each frame and inserted into RAM 304 at sponds to 8 of an inch to eliminate detectable jitter of 
the proper place. The nine elements of rotational matrix the scene from frame to frame. A new Vp is calculated 
H preferrably OCCUPY the lead position in the core- by FS computer 16 each frame, and the round-off error 
memory because the rotational perspective must be lo in the LSB of Vp causes the entire earth coordinate 
developed by rotation stage 62 each frame prior to system to jump a ground distance equal to the LSB. 
displaying any of the object faces on display 82. This interframe displacement (motion resolution) is 
minimized and rendered indetectable to the pilot trainee Operation 111-Aircraft Position Update by providing aircraft position vector (Vp) resolution at 
The Core-memorY update also includes the most re- l5 the 8 inch level. The LSB of Vo is preferably small in 
cent aircraft Position vector VP which latter forms a order to accurately position detailed structure within a 
series Of initialization Vectors VO in tranS1atiOn Stage 60. terrain feature (positional resolution). In the embodi- 
Operation IV-Handshake Between Core-Memory and 1s 8 inch because image 
to handle the 8 inch bit RAM 304 
in order to prevent interframe displacement. That is, the 
As required the contents of the core-memory matrix position resolution may have the Same value as the 
are serially transferred to RAM 304 in interface control- motion resolution as in the embodiment shown; but it is 
ler 46, starting with the nine rotational elements. not required that the two resolutions be equal. How- 
moving 
software steps. Operations I, 111, and IV are merely data objects such as other airplanes a d  ground vehicles to 
transfer steps. Operation I1 involves forming a triple be viewed without interframe displacement. The MSB 
3 x 3 matrix product, a mathematical operation which is of both vP and vo is 262,144 feet forming a cubic gam- 
well understood. Subroutines are available to execute ing volume in data base a which is 262, 144 feet on an 
this systematic multiplication. 
vo LSB 
2o processor 42 is already 
The four above described operations involve simple 25 ever, a 8 inch v0 positioh resonution 
30 edge. 
FORMAT SUMMARY 
The data format is formed by groups of data words 
which describe the nature and position of each object 
feature, and spaced instruction words for identifying the 35 
type of data in the immediately subsequent group of 
data words. The MSB bits of each instruction word are 
coded to define the particular instruction contained in 
the word, and the remaining bits concern the subse- 
quent data. In the embodiment shown, a sixteen bit 4o 
format is employed. The four MSB define the instruc- 
tion and are decoded by processor control logic 70 to 
control the flow of data through image processor 42. 
The four LSB of each instruction word reveal the num- 
ber of subsequent data words in the data word group to 45 
be processed under that instruction word. Each instruc- 
tion word is loaded into registers 310A and 310B by 
control logic 70 in due course, and the immediately 
subsequent group of data words is loaded into RAM 
350. 50 
Fine 16 bit resolution (R= 1) requires a single subse- 
quent 16 bit data word of delta data which is entered 
into the 16LSB of 24 bit RAM’s 350 (bits 16-23 are 
loaded with the sign bit 15). The MSB corresponds to 
1024 feet (when LSB=if inch). The fine 16 bit resolu- 
tion may be used to process the vertices of small terrain 
faces (largest dimension less than 1024 feet) which is 
associated with high resolution detailed structure. 
Coarse 16 bit resolution (R=2) requires a single 16 bit 
subsequent data word of delta data which is entered into 
the 16 MSB of 24 bit RAM’s 350 (bits 0-7 are loaded 
with “0”s). The MSB=262,144 feet and LSB=S feet. 
The coarse 16 bit resolution may be used to process the 
vertices of large terrain faces in which the dimensions 
have been rounded off to multipnes of eight feet. While 
the size resolution of these faces is eight feet, they are 
positioned with the same resolution as the associated 
vo. 
_ _  
15 12 11 8 7  6 3 0 
FIVE LOAD INSTRUCTIONS (0-4) LXY(3) 1001 1 I A A A A I R R I  I B B B B I  
Each load instruction transfers point coordinates 
from buffer 306 into RAM 350 as follows: Load XY instruction causes the subsequent group of 
55 B pairs of X and Y coordinates to be stored in the RAM 
15 12 11 8 7  6 3 0 350X and RAM 350Y, beginning at address A. “0”s are 
stored in the corresponding addresses of the RAM 
3502. The data format is one or two 16 bit words of X 
Load A instruction causes the subsequent group of B data followed by one or two words of Y data. This 
sets of X, Y, 2 coordinates to be stored in RAM’s 350X, 60 sequence is repeated until B pairs of X-Y coordinates 
350Y, and 3502, beginning at address A. The first coor- have been loaded into RAMs 3SOX and 35071. The R 
dinate (one of two sixteen bit words) is stored in the codes are the same as for LDA. 
RAM 350X, the second in the RAM 350Y, and the third 
in the RAM 3502. This sequence is repeated until B sets 
of coordinates have been loaded starting at address A. R 65 
specifies the significance of the bits in the subsequent 
sixteen bit data words for coordinating the distribution 
thereof across the 24 bits of RAMs 350. 
LDA (4) 10 1 OOIA A A AIR RI IB B B B 1 
LDX (0) 10 o o OIA A A AIR RI I B  B B B I 
Load X instruction causes the subsequent group of B 
X coordinates to be stored in the XT RAM 350X begin- 
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ning at address A. Zeros are stored in the corresponding 
addresses of RAMs 350Y and 3502. 
LDY(1) [0001 lA3A2AlAOIRRI  IB3B2BlBO 1 
Load Y instruction is the same as LDX except that 
the data is stored in RAM 350Y and “0”s are stored in 
the corresponding addresses in RAM 350X and RAM 
3502. 
LDZ(2) 100 1 OIA A A AIR RI IB B B B ]  
Load Z instruction is the same as LDX except that 
the data is stored in the RAM 3502 and “0”s are stored 
in corresponding addresses of RAM’S 350X and 350Y. 
FIVE RECALL INSTRUCTIONS (5-9) 2o 
Recall instructions load the first vertice Vo of each 
face into RAM’s 350 and initiates generation of the 
associated face. 
25 15 1 1  8 7 6  4 3 0 
RCA (9) 11 0 0 1IA A A AlRl.9 S S IB B B B] 
Recall A instruction causes the single subsequent set 
of coordinates for the first vertice of a face, which typi- 
cally is also an initialization vector Vo, to be loaded into 
the first location of RAM 350X, RAM 350Y, and 3502. 
The other vertices of the current face have already been 
entered into RAMs 350 in CCW order as 16 bit coarse 
or fine data under one of the load instructions (0-4). 35 
These other vertices B are now recalled in CCW order 
from RAMs 350 beginning with address A of RCA. 
Normal 24 bit resolution (R=3) and coarse 16 bit reso- 
lution (R=2) have been previously described. S is a 
scale factor. When S=7, the current face is displayed 40 
full size. As S decreases the size of the current face is 
reduced by factors of 2. 
30 
RXY(8) ) I O O O l 4 A A A k I  S S S  I B B B B  I 45 
Recall XY instruction causes the single subsequent set 
of first vertice Vo coordinates to be loaded into the first 
address of RAM 350X and then the first address of 
RAM 310Y. RAM 3502 is unaffected. The face genera- 
tion then proceeds as described under RCA. 
RCX(5) ~ I O I b A A A k I S S S  I B B B B I ;  
55 
Recall X instruction causes the single subsequent X 
coordinate of the first vertice Vo to be loaded into the 
first address of RAM 350X. RAM’s 350Y and 3502 are 
unaffected. 60 
8 
RCZ(7) l o 1  1 I k A A A t R I S S . 5  I B B B B I  
Recall Z instruction causes the single subsequent Z 
coordinate of the first vertice Vo to be loaded into the 
first address of RAM 3102; RAMs 350X and 350Y are 
unaffected. 
RCL(IO) ) I O I O I A A A A I S S S  I B B B B  1 ;  
Recall Load instruction does not load any new data 
into RAMs 350 but is the same as RCX in other re- 
spects. RCL is used to hold the previous Vo in order to 
construct another face contiguous with or proximate to 
the previous face using the previous Vo as the first 
vertice or a landmark point for establishing the position 
of the vertices of the contiguous face. 
OTHER INSTRUCTIONS 
I5 12 1 1  10 9 8 4 3 0 
C I F ( I I ) ( I O I l  l S E L A X I S I S + - I I I I I I  1 B B B B I  
Color Intensity Flag instruction is followed by B 
additional words, Le., 
15 8 7  6 5 4  3 2  1 0 
CIFl(B = 1) Ispares I OBJ CODE IFB 110s lVER RES I 
15 109 4 32 1 0 
CIF2(B = 2) /Color- I Color+ I Col Sel b a r e s  I 
which define the visual characteristics of each data base 
feature (face, line, or point). The visual characteristic of 
certain cultural objects such as signal beacons and run- 
way lamps are a function of viewing direction and re- 
quire directional data. SEL AXIS identifies the viewing 
axis to which the CIF data pertains: 
SEL AXIS=OO: the color and intensity of the object 
is uniform in all directions-ordinary object. 
SEL AXIS=Ol: the color of the object depends on 
the direction of viewing along the X axis-bidirec- 
tional object. 
SEL AXIS= 1 0  bidirectional along Y axis. 
SEL AXIS = 11: birdirectional along Z axis. 
S f  (SIGN*) identifies the direction of view of the 
object along the axis identified by SEL AXIS. 
COLOR+- identifies the color of the object when 
viewed from the S+ direction, and COLOR- identi- 
fies the color of the object when viewed from the S- 
direction. COL SEE permits ordinary non-direction 
features to be displayed in a color from COLOR+ 
(COL SEL=O) or from COLOR- (COL SEE= 1). I 
(INTENSITY) determines the intensity of the data base 
feature. When only an intensity change is required to 
display the current object, only CIFO (B=O) is em- 
ployed. OBJ CODE identifies the type of object to be 
recalled: 
RCY(6) b l  I O b A A A k l S S S  I B B B B  I 
Recall Y instruction causes the single subsequent Y 65 
coordinate of the first vertice Vo to be loaded into the 
first address of RAM 350Y; RAM’s 350X and 350Y are 
unaffected. 
OBJ CODE = OOO: 3 dimensional face (a face having a 
vertical component). Most 3D faces 
form part of a 3 dimensional object such 
as the side or top of a building. 
= 001: Spare. 
= 010 Spare. 
= 011: Face to line, such as runway stripes 
which narrow down to a line 
with distance. 
10 
= 101: 768 
= 110 896 
= 11  I: 1024 lines high resolution for painting 
detailed objects. 
The use of Recall instruction as illustrated in FIG. 2a 
is different for two dimensional faces on the X-Y 
ground plane (which always face the observer) and lo 
occluded), as illustrated in FIG. 2. Two dimensional 
faces are identified by a 2 D face object code in the 
previously loaded CIFI data. RCX computes the verti- 
ces of each face by starting with the X, Y, Z coordinates 
of Vo stored in the first address of RAMs 350 and 
combining additional vector coordinates from RAMs 
350 starting at address A. B is the number of vertices in 
the face, and, since Vo is the first vertex, B-1 additional 
vectors (Delta V1, Delta V2, . . . Delta VB-1) are re- 
quired to generate the other vertices. The vertices are 
always stored and retrieved in counter-clockwise order. 
Three dimensional faces are identified by a 3 D object 
code. Vo is not used as a vertex for 3 D faces, so that B 
additional vectors (Delta V1, Delta V2, . . . Delta VB) 
are required to display a face having B vertices. The 
RAM addresses containing the additional vector coor- 
dinates for 3 D faces are provided by one or two data 
words 3DV1 and 3DV2 following the X data word or 
words. Each additional vector in 3 D recall describes 
the position of a vertex with respect to Vo as opposed to 
a 2 D recall, in which each additional vector describes 
the position of a vertex with respect to the previous 
vertex. The address format for additional 3 D vectors in 
RAM 350 is 
15 1211 87 0 faces of a 3 dimensional object (which are sometimes LCD(15) 11 1 1 1 I lcccccccc I 
15 VR VR VR VRO Control Load H instruction loads the H rotation 
matrix on data bus 307 into RAM 410H in rotation stage 
15 VR VR VR VRO 4o 62. The elements of the rotation matrix are in 16 bit 2’s 
complement form, and each address of RAM 410H will 
store three elements. The rotation matrix multiplies the 
translated x ,  Y, and z coordinates in the following 
form: 
V1 I D D D D  i C C C C l B B B B  k A A A l f i r s t w o r d  
V2 b H H H I G G G G  I F F F F  $ E E E ( s e c o n d w o r d  
If the face has four or fewer vertices, only the first word 
is used. The order in which the RAM 350 addresses are 
used to reverse. alphabetical. For example, when recall- 
ing a face having five vertices, the first vertex will be 45 
computed using the vector stored at E. The last vertex 
is always stored at A. A in the RCX instruction is also 
the address of the normal vector stored in normal RAM 
440N. The normal vector is used to test the visibility of 
a face and must have been previously loaded in normal 50 The element data follows the LDH instruction in the 
RAM 440N using a LDN instruction (described herein- following order: 
after). Scale factor is the same for a 3 D face as for a 2 
D face. The matrix is always stored in the first three addresses 
FB identifies data fed back for CRT correction to 55 of RAM 4 1 0 ~ ,  SO A=O, the initial address and B=3, 
eliminate ballistic nonlinearities and provide a true dis- the number of matrix rows. c is the channel number 
Play. associated with rotation matrix. 10s identifies data displayed on the instructor’s moni- 
tor 28 only. 
display resolution in horizontal lines per vertical scan). M, 
h l l  h12 h13 XR = hl l  XT + h12 l f l  + h13 ZT 
= h21 XT + h22 YT + h23 ZT 
= h31 WT + h32 YT + h33 ZT 
[ h21 h22h23][ 21 [;E] 
h31 h32 h33 
h31, h32, h33, h21, h22, h23, hl l ,  h12, h13. 
0 15 1211 8 7 6  3 
LDN(14) 11 I O l h A A A l l I  I B B B B I  VER RES determines the scan line density (vertical 
15 
20 
25 
30 
35 
Load Correct Data instruction enters C vertices with 
corrected CRT coordinates. 
15 
STG(12) 11 1 O O h A A A I C C C C C C C C  I 
Control String instruction causes the display of string 
of C equally spaced lights or four-sided two dimen- 
sional faces, depending on the CIFl OBJ CODE. The 
first light of a string is displayed at the Vo+A position 
and a spacing vector stored at A + 1 is used to fix the 
position of the second light and all successive lights 
until C lights have been dislayed. The first vertex of the 
first face of a string of faces is displayed at the Vi+A 
position and the other three vertices are found succes- 
sively adding the vectors stored at RAMs 350 ad- 
dresses A+1, A+2, and A+3. The vector stored at 
A+4 locates the first vertex of the next face with re- 
spect to the last vertex of the cuurent face. 
15 12 87 65  43  0 
LDH(13) 11 I O ~ ~ A A A I  0 I C C I B B B B  I 
VER RES = OOO: 128 lines low resolution for rapidly 
painting structureless large areas 
such as the sky with a defocused 
electron beam. 
= 001: 256 
= 010 384 
Control Load N instruction loads B face normal vec- 
tors on data bus 307 into normal vector RAM 44ON in 
rotation stage 62, starting at address A. Each vector 
65 consists of three 16 bit data words in order Nx, Ny, Nz. 
The Control Load N will therefore always be followed 
by three B words of data. Each address in normal RAM 
410N is associated with a three dimensional face of 
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identical address in RAM’s 350. Both RAMS are ad- 
dressed during the Control Recall of a 3 D face. 
DETAILED DESCRIPTION OF DIGITAL 
VISUAL COMPUTER 12 
Each stage of digital visual system 12 is shown in 
detail in FIGS. 3 through 9. Preferred embodiments are 
disclosured at the detailed logic level. Each component 
is described by function, input-output characters, or 
conventional nomenclature to enable one skilled in the 
arts of simulation, digital design, and computer pro- 
gramming to practice the invention. The components 
are additionally designated by the manufacturer’s IC 
type number from the following integrated circuits data 
books: 
Texas Instruments Incorporated 
“The TTL Data Book of Design Engineers” 
First Editiion, Copyright 1973 
National Semiconductor Corporation 
“Digital Integrated Circuits” 
January 1974 
Advanced Micro Devices Inc. 
“Advanced Micro Devices Data Book” Copyright 
1974 
unless otherwise secified. Further, many inverters are 
employed throughout CDIG system 10 for buffering 
signals with multiple loads. These buffer inverters are 
type 74804 unless otherwise stated. 
TRANSLATION STAGE 60 
GENERAL OPERATION 
FIG. 3 shows translation stage 60 of image processor 
42 and a portion of controller 46. Controller 46 receives 
image data in sequential order from computer 40 at 
input 302 of random access memory 304. The image 
data is arranged in data blocks M bits wide and N words 
long, which in the embodiment shown is 16x1024. 
RAM 304 periodically handshakes with a core memory 
in GP  computer 40 to reproduce each block of data. 
Image data is sequentially transferred from RAM 304 
through a buffer register 306 to image data bus 307 in 
response to load pulses from interface controller 46. 
Each instruction word on bus 307 is loaded into in- 
struction registers 310 A and B which forwards the 
code bits (four MSB’s) to control loaic 70. Control logic 
5 
10 
15 
20 
25 
30 
35 
40 
45 
70 then selectively activates the remaining blocks-of 
translation stage 60 for processing the subsequent B 50 
words of data appropriately. Load instructions (0-4) 
cause control logic 70 to send WRITE to RAM’S 358, 
which then writes the subsequent B data words starting 
at ADDRESS A. Counter 320A increments AD- 
DRESS A while counter 320B decrements down from 55 
B. When the B count expires, B =O is forwarded to logic 
70 and the next instruction is loaded into instruction 
registers 310. 
Vp is loaded into RAM’s 350 by a Load A instruction 
@=3) immediately after each handshake, and Vp is 60 
always positioned at the same address (address 1). Next, 
B words of delta data vectors is entered by another load 
instruction. 
Recall instructions (5-9) load the Vo associated with 
the previously loaded B words of delta data. Each Vo is 65 
positioned at the same address in RAM 350 (address 0). 
The recall instruction causes control logic 70 to for- 
ward READ to RAM’s 350, and the B words of delta 
4”) B L  
delta are recalled from RAM’s 350 and processed 
through the remainder of translation stage 60. 
CIF instruction causes control logic 70 to forward 
LOAD to CIF register 330 to receive SEL AXIS, 
SIGNA, and Intensity data from instruction registers 
310. B subsequent data words are entered into CIF-1 
register 331 an CIF-2 register 332 where the CIF data is 
temporarily held. The CIF data is advanced into corre- 
sponding CIF registers 460 in rotation stage 62 as Vf 
data enters rotation stage 62 from normalization register 
380. 
Three dimensional vertex registers 341 and 342 re- 
ceive the addresses of vertices of 3 D faces in RAM 350. 
The addresses in registers 341 and 342 address RAM’s 
350 via address counter 320A. 
RAM’s 350 write image data from interface control- 
ler 46 after load instructions and read image data after 
recall instructions. RAM’s 350 temporarily store Vp 
and delta V’s until the associated Vo is entered permit- 
ting the faces to be generated. 
Scalers 360 (X, Y, and Z) control the size of the dis- 
played image by expanding or contracting the X, Y, and 
Z position coordinates by factors of two. S data from 
register 310B shifts the binary decimal point to effect 
the scaling. 
Accumulators 370 receive the X, Y, and Z position 
coordinates and perform the following translation com- 
putations (illustrated in FIG. 2): 
basic translation: from the origin 210 of data base 
coordinate system to the origin 220 of aircraft 14 
coordinate system 
Vp+ YO= Vr 
2 D translation: from initial vertex to the remaining 
vertices sequentually-cumulative (landing strip 
230) 
Vr+DeIta yI= Vrl 
Vrl+Delta V2= Vr2 
Vrn + Delta ( Vn + l)=V(tn+ 1) 
3 D translation: from initial vertex to each remaining 
vertex separately-non cumulative (hanger 240) 
Vr+Delta VI= Vrl 
Vr+Delta Vn= Vrn 
Normalization registers 380 (X, Y, and Z) loads the 
translated vertices Vt, and left shifts leading zeros (or 
ones for negative Vt’s) in response to control logic 70. 
The first difference between the MSB and the second 
MSB in any of the normalization registers 380 generates 
a normalization complete signal, (NCS), back to control 
logic 70. Normalization complete in any of the normal- 
ization registers 380 stops the normalization process of 
all the registers insuring that the normalized points 
maintain consistent dimension units and remain on the 
same line of vision as viewed on display 82. Normaliza- 
tion has the advantage of reducing the 24 bit input 
image data into bits of normalized image data by elimi- 
nating either leading zeros (or ones for negative num- 
bers). The data load is reduced to 66% with negligible 
loss in position resolution. 
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DETAILED DESCRIPTION ROTATION STAGE 62 
RAM 304 may be formed by a 16 bit X 24 word GENERAL-H MATRIX 
RAM (sixteen 93415's, Fairchild) for holding the block 
of image data from GP computer 40. 
Buffer register 306 may be famed by a 16 bit register 
(four 74S175's) followed by buffer inverters as required 
(74804). vectors Vc (XcYcZc): 
74S175's) for receiving four bits of code (4MSB) and 
four bits of RAM address (4LSB). 
FIG. 4 shows rotation stage 62 of image processor 42 
which multiplies the translated point vectors Vfl-Vfn 
from translation stage 60 by the rotation matrix H pro- 
vided on data bus 307 to produce a rotated or channel 
Register 310A may be an eight bit register (two ,o 
xc Xf 
Yc = Yf 
zc Zf 
Register 310B and word counter 320B may be formed 
together by an eight bit down counter (two 743163) for 
[HI 
receiving the compliment of B and counting to 15. At B 15 
compliment = 15, B=O appears on the carry Out termi- Each channel corresponds to the perspective view from 
nal. one window of aircraft 14. 
Address counter 320A may be a 2:l inverting multi- The rotation matrix H is developed from yaw Cy, 
plexer (748158) followed by a four bit up counter (one left), pitch (P, down), and roll (R, right) motions by 
748163). During load and recall instructions, counter 20 flight simulator 16 using conventional software. The 
32OA increments the start address AAAA to RAMS order Of rotation iS Y followed by P, and the matrices 
350. While processing three dimensional faces counter for the separate rotations from translated to rotated 
320A processes the face vertex addresses in three D Pilot eye Or channel coordinates are as follows: 
registers 341 and 342. 
CIF register 330 may be an eight bit register (two 
743175) for receiving eight bits of SEL AXIS, Sf and HY = -sinY COSY 0 
Intensity Data from the CIF Load instruction. 
CIF-1 and CIF-2 registers 331 and 332 may be 16 bit 
registers (four 748174) for receiving two 16 bit words of 30 
CIF data immediately following the CIF instruction. 
Three dimensional registers 341 and 342 may be eight 
25 
[-" 7 ;] 
cosp 0 -sinP 
. , = [ O  sinP 0 ' cosP O 1 
HR =[A :osR :inR ] 4 bit tristate registers (eight 8551) preceded by a 3 line 
to 8 line decoder (one half 743139) which enables one of 0 -sinR cosR 
the eight tristate registers in response to the three LSBs 35 
of B from word counter 320B. 
RAM 3 5 0 ~  may be a 24 bit RAM (six 74S189s) to 
accomodate the 24 bits of X coordinate image data. The 
The composite matrix H describing this rotation is 
given by the matrix product: 
[H]=[HR][HPI[HYl=3 columnsx3 rows matrix 24 bit RAM is preceded by a 2:l 8 bit multiplexer (two 743158) between a pair of true compliment zero one 40 
(two 74Hs7's each). During l6 bit fine resob 
forwards 
The aircraft attitude matrix H is constant for each frame 
and is therefore computed only Once per frame for each tion (R= l) the right hand zero One 
the 8 LSB's of the image data to the 24 bit RAM, and 
the righthand zero one element enters all zeros (or all 45 
Ones depending on the sign ofthe image data). During 
16 bit coarse resolution (R=2) the right hand zero one 
elements enters all zeros and the lefthand zero one ele- 
ment forwards the 8 MSBs. 
shifter device (twelve 25SlO's AMD) in response to S 
data from register 310B counter. 
Accumulator 370x may be a 24 bit adder (six 74283's) 
for receiving data at the A input, followed by a 24 bit 
return register (six 74S175's) which outputs to the B 55 resulting VC is forwi~ded to clipping stage 63. 
register, and returned to the B input. Vo is loaded at the 
A input and added to vp to form Vt and returned to the The rotation circuitry also provides the multiplica- 
B input. Delta data is then loaded at the A input and 6o tion for the dot product visibility test for the faces 
added to Vt to form the remaining vertice vectors Vfl- which form three dimensional structures such as build- 
ings: Vfn, which are advanced through the return register to 
are held until normalizer 380x is free. 
register (three 74199) plus a Buffer register (four 
74S174's) which holds the normalized Vf s until rota- 
tion stage 62 is free to handle the next Vf. 
channel. 
first column ofthe H matrix 
are entered into H RAM 410x by WRITE from control 
logic 70 immediately subsequent to the Load H instruc- 
tion. The first column is then muhtiplied by the Xf coor- 
dinate of each of the translated vector series Vfl-Vfn in 
Scaler 360x may be formed by a flow through right 50 turn within column multiplier 42OX. The three elements 
of the second and third columns of [HI are similarly 
entered into H RAM 410Y and 41102 (not shown). The 
nine products generated above are combined into Xc, 
YC, and zc by row multiplexer 424 and adder 430- The 
ne three elements of 
input. Vp is processed through the adder and return GENERAL-VISIBILITY TEST 
a 24 bit buffer register (four 74S174's) where the Vfs Vt dot Vn=M cos P 
Normalizer 380x may be formed by a 24 bit shift 65 where: 
Vt is the translated vector extending from aircraft 14 
to the first vertex of the face being tested; and 
Vn is the vector normal to the face being tested. 
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When cos P is negative, P is greater than 90” and the Clipping is accomplished at the object face level. 
face is visible-on the front or exposed side of the build- Each face is defined by a CCW sequence of vertices. 
ing. When cos P is positive, P is less than 90“ and the Pairs of adjacent vertices defining each face edge are 
face is invisible-on the back side of the building. The processed in sequence through clipping stage 63 to 
sign bit of the dot product is employed for back side 5 determine whether the face is: 
elimination-a simple occulting technique. 
The Xn, Yn, and Zn coordinates of Vn are entered 
into N RAM’S 410X, Y, and Z respectively immediately 
subsequent to the Load N instruction. Each coordinate Faces which are only partially in view (Case B) are 
is multiplied by the corresponding coordinate Xt, Yt, 10 intercepted by the boundary planes of the pyramid of 
and Zt of Vt in multipliers 420 and the sign bit of the vision 250. In the process of clipping, Case B faces are 
resulting quantity is forwarded to control logic 70. modified by the addition of new vertices which define 
new edge coinciding with the intersection of the bound- 
DETAILED DESCRIPTION ary planes. The result is a modified closed polygon face 
access memory (four 74S189’s) for holding the three The position of any point or vertex relative to 
words in the first column of the 3 x 3 H matrix and pyramid of vision 250 is defined by the orthogonal dis- 
providing 13 spare 16 bit addresses. WRITE and AD- tance across window plane 260 ofthat vertex from each 
DRESS are provided by control logic 70. of the four boundary planes of pyramid of vision 250. 
N RAM 4 1 0 ~  may be a 16 word by 16 bit random 20 Referring to FIG. h, point 254 forming the top of the 
access memory (four 74S189’s) for holding up to sixteen flag Pole 2% is positionally defined by the four window 
words of Xn which accomodates a three dimensional coordinates VI, vr, vb, vt in Zc plane 260. These win- 
complex structure with up to sixteen faces. dow coordinates are calculated as follows: 
Multiplicand register 414x may be a 16 bit buffer 
register (four 74SB75’s) for holding; the current outDut 25 
Case A-face completely within view, 
Case B-face partially within view, or 
Case C-face completely out of view. 
H RAM 410x may be a 16 word by 16 bit sequential 15 that is completely within pyramid 250. 
vl=KI Z+X (distance to the left plane) 
vr=Kr Z-A! (distance to the right plane) oflH and N RAWS 410x availableto multiplexer 4iOx 
while the next address in RAM’S 4fOx are accessed. 
MUX 4B6x may be a 16 bit dual 4-1 multiplexer (three 
74S153’s) for providing four bits of output plus carry 
Multiplier register 418x may be a 5 bit buffer register 
(one 74S174) for holding the output of MUX 416x avail- where the K s  are constants associated with the vertex 
able to multiplier 420x. angles of pyramid 250. For a square pyramid of vision 
Column multiplier 420x may be formed by eight AM having equal vertex angles A, Kl===Kb=Kt=Tan 
25SOS’s (Advanced Micro Devices in 16 b i t ~ 4  bit con- 35 (A/2). A point is inside the truncated pyramid of vision 
figuration) followed by a buffer product register (three 250 if V1z0, v r W  vb% vt% and Zc% that is, if 
74S175’s) and operates described in connection with d l  Of the window coordinates have zero or positive 
Multiplier 330 in U.S. Pat. No. 3,994672 which issued values- 
Dec. 14, 1976. The above window coordinates are calculated from 
plexer (ten 74197’s connected in parallel) which sequen- &own in FIG. 5 (only 510-1 is dmwn in detail). Win- 
tially select the first row elements of each column for dow circuit 510-1 receives Xc and Zc from rotation 
summing in row adder 430 to form Xc. The second and stage 62 for temporary storage in interior working reg- 
third row elements are likewise summed to provide yc isters 530. ALU unit 540 performs the required addition 
and Zc. 45 or subtraction. 
for summing the row products of the H matrix. 
sums to multiplexer 
vc. 
74175’s) for holding vC (v~ ,  vY, vZ) prior to 
the CPF data from CIF registers 330, 331, and 332. 
vb=Kb Z +  Y (distance to the bottom plane) 
vt=Kt Z- Y (distance to the top plane) over bit. 30 
Row mltiplexer 424 may be a 20 bit 4 to 1 multi- 40 Vc by window logic 510-1, 510-r, 510-b, 5104, and 510-2 
Row adder 830 may be a 20 bit adder (five 74783’s) 
Accumulator (three 74174~) returns intermediate 
are required in forming 
&,ffer registers $50 may be 18 bit registers (four 
CIF may be a 40 bit register for holding 
Clipping logic 63L determines which vertices are 
visible for each face, and determines when to compute 
the interception vertices where face edges intercept a 
boundary plane. Visibility is determined within rejes- 
50 tion logic 550 by systematically advancing and compar- 
ing the sign of the window coordinates of each vertex 
with the sign of the corresponding window coordinates 
of the immediately previous vertex. The window coor- 
dinates of visible vertices are advanced to projection 
55 stage 64. All vertex coordinates must be saved in RAM 
56Q for calculation of possible intersection vertices and 
for closing. Rejection logic 550 provides separate PTRs 
for each plane saved. 
ne signs of the window coordinates for each vertex 
CLIPPING STAGE 63 
General 
FIG. 5 shows window coordinate processor or gener- 
ator 63G and clipping logic 63L which cooperate to 60 are combined in a single five-bit out-code (OC): 
eliminate points outside the viewing volume or pyramid 
has its vertex at the eye of the pilot (origin 220). The 
viewing volume in the embodiment shown is bounded and are entered into current vertex (CV) register 554. 
by four planes defined by the four sides of the aircraft 65 The sign of each window coordinate is “0” for positive 
window. Non-square windows may be emloyed and and “1” for negative. The origin of each window coor- 
would require a correspondingly different viewing vol- dinate is the corresponding boundary of image window 
ume configuration. 262 with the negative direction extending away from 
of vision 250 shown in FIG. 2u. Pyramid of vision 250 OC=sign 1, sign r, sign b, sign t (and sign 2) 
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image window 262 (see FIG. 26, left for vl, right for vr, 
down for vb, and up for vt). The positive direction for 
each window coordinate is toward the center of image 
window 262. The four boundaries of pyramid 250 subdi- 
vide the Zc plus half-space in front of aircraft 14 into 5 
nine regions. The out-code of each Vc identifies the 
region in which the point or vertex is located. The 
out-code for each region of the two-dimensional projec- 
tion of pyramid 250 is shown in the following table: 
(C) If the midpoint is within pyramid 250, Vin is 
replaced by the midpoint. 
(D) If the midpoint is outside, Vout is replaced by the 
midpoint. 
(E) The process continues by returning each new 
midpoint to ALU 540 through multiplexers 580 
until the distance of the midpoint from one side of 
pyramid 250 is less than the termination tolerance. 
(F) The last midpoint and Vin become the vertices 
(CV and PV) of the clipped edge just formed. 
There remains the problem of modifying the edges of 
upper U P F T  upper the clipped faces. In some situations the intersections of left re@on right 
region the face edges and the boundary planes of the pyramid 
1001 (0) am1 (0) 0101 (0) of vision 250 define the new face edge. In other situa- 
left visible right 15 tions one or more comers of thle window must be in- 
region region region serted into the sequence of vertices to complete the 
The out-code of the window coordinates for the fust ~~ (0) oooo (0) 0100 (0) 
lower lower lower vertex of each face is stored in first vertex (FV) register 
20 558 for comparison with the last vertex processed by left region right region region 
1010 (0) 0010 (0) 01 10 (0) window coordinate processor 63G. Closing logic 570 
10 
region 
window 262 closed polygon face. 
makes this comparison to complete the face. 
The relative position of any face edge to pyramid 250 
can be found by comparing the out-codes of the end 
points of the edge. The starting point O.C. is always in 
previous vertex (PV) register 556, and the terminal 
point O.C. is always in CV register 554. 
Three sub-possibilities exist for the relative position 
of each face edge with respect to pyramid 250: 
Case 1: Both vertices of the face edge are in view. No 
clipping is necessary: 
25 
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DETAILED DESCRIPTION 
Registers 530 P and M may be holding registers 
(74S194’s) connected in cascade (with carry over) pref- 
erably with left and right shifting for facilitating mid- 
point computation. 
A L U W  may be an arithmatic logic unit (841gl’s) for 
adding, subtracting or passing data as required. 
UV register 554 may be a 4 bit holding register 
(74174). 
)C(P)=oooo(O) and OC(C)=oooo(O). ’ PV register 556 arid PV register 558 may be 4 bit 
holding registers (74174’s), one for each clipping plane, 
WF) and 1 bit 0fO.C. 
RAM 560 may be a 16 bit by 4 word random access 
memory (74S189’s) for storing FV and PV window 
MUX 580 P and M may be 4 1 multiplexers (74153’s) 
for selecting: (1) Xc and Zc during window coordinate 
calculation; (2) ALU output; (3) ALU output divided 
by 2 (right shift), and (4) RAM 560 for reading back the 
window coordinates of previous vertices during clip- 
MUX 564 may be a 4 1  multiplexer (74153’s) for se- 
Case 2: One vertex ofthe face edge is within view and 35 for storing 3 bits Of pointer (2 bits for RP plus 1 bit for 
the other is outside. The face edge intersects the 
pyramid 250 
OC(P)=oooo(O) and OC(C)f.oooo(O), or coordinates. 
OC(P)f.oooo(O) and OC(C)=oooo(O). 
40 
Case 3: Both vertices are outside Pyramid of Vision 
250: 
WP)foooo(o) and OC(C)f.oooo(O). 
45 ping testing. 
lecting RAM addresses RP, PPTR(RP), FPTR(RP) 
and pPTR(Cp). In Case 3, definite decisions can be made only if the vertices Doints of the edge are either both to the right or 
both to the left, Le., signj(P)=sign 1(C)= 1 (negat6e) or 50 PROJECTION STAGE 64 
General sign @)=sign r(C)= 1 (negative). Furthermore, if OC(P)=OC(C)foooo, both ends are outside, in the 
same region. In all these cases the face edge can be FIG. 6 shows projection and clipping stage 64 of 
rejected. The rejection criteria of rejection logic 550 image processor 42 which projects three-dimensional 
can be expressed as a Boolean function (R) of the two 55 window coordinates VI, vt, and Kz from clipping stage 
out-codes. If R=O, none of the above rejection criteria 63 into a two-dimensional vector Vd (Xd, Yd). The 
are satisfied, and a part of the face edge boundary may projected vectors Vd define the end points of each face 
go through image window 260. edge for face generation stage 65. The projection is 
Whenever Case 2 is determined by rejection logic accomplished by dividing vl and vt by Zc through a 
550, the intersection of each face edge and pyramid of 60 binary division nonrestoring technique (described in 
vision 250 is then calculated by window logic 510 using “Digital Arithmetic-I” by Y. Chu pages 39-43). Z/2 
a binary search technique. The algorithm for the search registers 610-1 and 610-t load the divisor Zc/2, and 
is as follows: MUX/Register 620-1 and 6204 select and load the divi- 
(A) Let the window coordinates of the vertex inside dend v1/2 and vt/2 in response to control logic 70. The 
image window 260 be Vin and the outside coordi- 65 inputs to registers 610 and 620 are right-shifted by one 
nates be Vout (one is CV and the other is DV). digit to establish the division by two. Arithmetic logic 
(B) The midpoint between Vin and Vout is calculated unit ALU 630-1 and 630-t then receive the dividends 
by ALU 540. through shift return loops 623-1 ,and 6234, or subtract 
T i  
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Zc/2 thereto in response to a t function from logic 70. and activates multiplexers 730s and 730t accordingly. 
The dividend +-Zc/2 term is loaded into MUX's 620, Slope divider 740 provides the slope of each edge face 
returned to ALU's 630, and then combined with an- by computing delta X/delta Y for the corresponding 
other t 2 / 2 .  The output of ALU's is slew wired with pair of vertices. 
respect to the input to MUX's 620 causing a division by 5 The face edges are arranged in scan order by Yds 
two right shift. The vl/vz and vt/Vz quotients are sorter 750 according to the smallest YDs. Each edge 
generated one bit at a time, MSB first, by comparing the data set is haded into sorter 750 in ccw order and 
sign bit (MSB) of ZC with the sign bit of the partid forwarded to image generator a in order Of smallest 
remainders with MUX 620 through sign gates 636-1 and YdS for accomodating the top to bottom  an. 
DETAILED DESCRIPTION 636-t. The quotient bits individually enter quotient reg- 10 
isters 640-1 and 640-t, and are left-shifted by control 
logic 70. Zc on line 592 from range register 590 is Xd Processor 7°6X has the Same hardware as Yd 
loaded into renormalization register 650 and right- processor 706Y, and is therefore now shown in detail. 
shifted by control logic 708 the Same number of places Current y mux-register 710 may be a 12 bit mdi- 
as were left-shifted in normalizer 370 in translation stage 15 Plexer-register (three 74298's ) for the current vertex of 
60. color, intensity, and flat data on line 592 from CIF each face as the vertices are received in ccw order 
register 590 is loaded into CIF register 660 in response from quotient registers BQ(p4 and 640-t. 
Previous Y register 716 may be a 12 bit storage regis- to control logic 70. 
ter (two 74174's) for holding the vertex just preceding 
First vertex Y register 718 may be a 12 bit storage 
register (two 74174's) for holding the first vertex while 
the intermediate vertices are processed. The first vertex 
is loaded into current mux-register 710 as the last vertex 
25 is advanced to previous vertex status to form the last 
edge of the face. 
Adder 720 may be a 12 bit adder (three 74283's) for 
DETAILED DESCRIPTION 20 the current vertex. 
z12 register 610 may be a 24 bit register (four 
MUX/Registers 620 may be 24 bit 2:1 multiplexers 
ALU's 630 may be 16 bit flowthrough arithmetic 
74S174's). 
(five 74S298's) with storage. 
logic units (four 74S18P's+one 748182). 
Sign gates 636 may be exclusive OR gates (74s86)' 
Quotient registers 640 may be 12 bit shift registers calculating delta Y=Ydc-ydp, and forwarding SIGN y to y and x multiplexers-registers 730s and 730e. (three 74164's) for receiving the projected data Xd and 30 
zc register 650 may be a 24 bit shift register (six 
Inverter 722 may be a 12 bit inverting buffer (two 
adder 720 is forced to 1 to complete the complement of 
Yd one bit at a time as it is generated by ALU's 630. 
74S195's). Ydp. 
74soB's) for inverting Ydp into -ydp. The carry in on 
CIF register 660 may be a series of 74S174's. Start point and terminate point multiplexer-register 
EDGE STAGE 65 35 730 may be 12 bit 2:l multiplexer-registers (three 
74298's each) for simultaneously holding both Ydc and 
General Ydp available for selection as either Yds or Ydt. 
FIG. 7 shows edge stage 65 having Xd processor Delta Y register 724 may be a 12 bit storage register 
706X and Yd processor 706Y which receive projected (three 74S175's) for holding delta YC while divider 740 
face vertex coordinates (Xd and Yd) from projection 40 forms the slope (delta Xpldelta yp) for the Previous 
stage QI and provides face edge lists to display genera- edge. Additionally register 724 may include a zero de- 
tor 44. Each edge is defined by edge data including a tect circuit (one 7 a W  for providing dehY=Q to 
starting point (Xds, Yds), the Y coordinate of the termi- control 70 when the slope is horizontal and the edge 
nation point (Ydt), plus the slope of the edge (delta may be omitted from further Processing. 
X/delta Y). Divider 740 may be a 12 input bit-20 output bit binary 
The y coordinates of each set of face vertices (Xd division nonrestoring divider % described in projection 
and Yd) are loaded into current Y mux-register '710 and stage 64, for calculating sloPe=delta X/delta The 
advanced to previous y register 716 in ccw order as dividend delta X may be right shifted into additional 
defined in data base 48. Each current Y coordinate shift register (one 741m for scding down the resulting 
(Ydc) and previous y coordinate (ydp) are forwarded 50 slope to accomodate a Y increment of one raster line. In 
to adder 720 for calculating a delta Y for each face edge the mhd imen t  &own the right shift is nine Places to 
or pair of points (delta Y = Ydc - Ydp). Simultaneously, accomodate a 1024 scan line, interlaced display (2 to the 
each Ydc and Ydp are entered into Y start multiplexer 9th=512)- 
730s and Y terminate multiplexer 730t. The starting Y bit non sorter 
coordinate Yds is the end point of each face edge that is 55 for output edge data in order ascending of Yds, formed 
scanned first on CRT 82; and the terminate Y coordi- 
nate Ydt is scanned last. In the embodiment shown, the l2 bit key data RAM (three 74sp89's) 
conventional top to bottom scan is employed. There- for receiving and storing the key data (Yds) in 
fore, the start point Yds is always the smaller of the two input order. 
(SIGN AY) defines which is smaller, Ydc or Ydp, as storing the RAM pointers. 
follows: (c) A three level pointer pushdown stock (two mux- 
registers 74298's-first level, one 74S174-second 
level, and one 74S174-third level) for manipulat- 
ing pointers into sorted order each time a new key 
is received by the key data RAM. 
(d) address counter (one 74161) and smallest key 
pointer register (one 748174) for generating RAM 
45 
Sorter 750 may be a l2 bit 
by: 
(a) a l6 
adjacent points Ydc and Ydp. The sign bit of delta Y 60 (b) a l6 word bit pointer RAM 74s189's) for 
for + delta Y 
Ydc = Ydt, and Xdc = Xdt 
Ydp = Yds, and Xdp = Xds 
for - delta Y 
Ydc = Yds, and Xdc = Xds 
Xdp = Xdt, and Xdp = Xdt 
65 
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addresses and storing the current smallest key (g) non key data output register (twenty-four 
RAM address. 74S175’s) for storing non key data (Xds, slope, Ydt, 
Zc, and CIF) to be advanced to image generator 
44. 
(e) RAM address multiplexer (two 74S153’s) and a 
pointer RAM input multiplexer (three 74S153’s) 
which cooperates with the three level stack and 5 
address counter for selecting RAM addresses and 
the pointer RAM input. Processor control 70 responds to instruction 
(f) an existing key register (three 74S175’s) and corn- code and data flags c ed in the data flow from data 
parator (three 74S85’s) for determining where to base 48 for processing the coordinate data through 
insert the input key among the existing key in the 10 image processor 42. The flow tables described below 
key data RAM: The existing key register also disclose the logic involved in controlling each stage of 
stores key data to be advanced to image generator image processor 42. Various hardware circuit configu- 
44. rations could incorporate this logic. 
CONTROL LOGIC 
TRANSLATION STAGE 6O--CONTROL LOGIC FLOW TABLE 
TRANSFER INSTRUCTION WORD CONTROLLER 46 TO REGISTER 310 
STEP I A  (1) Maintain LOAD signal on imtruction 
I. 
register 3 10. 
Load next instruction froh buffer 
register 306 into instruction regis- 
ter 310 (LOAD). 
(2) 
DECISION I A  Is image data available to translation stage 
60 on data bus 307? (DAV) 
YES--STEP IB NO--STEP IA 
(2) 
(3) 
(4) 
Decode four MSB of instruction in register 
310A to identify one of sixteen instructions 
(0-15). 
STEP IB: (1) Clear accumulator 370 (CLR). 
Clear scaler data “S” from scale regis- 
ter in scaler 360. 
Clear address counter 320A (CLR). 
Set DAR from control logic 70, wait for 
DAV from interface conttoller 46. 
DECISION IB: 
11. LOAD X INSTRUCTION-LDX (0) 
STEP I I A  (1) Load address counter 320A with four bits 
of address “A” (LOAD). 
Unit decrement word counter 320B, (DEC). (2) 
DECISION IIA: DAV? 
DECISION IIB: What is R? 
YES--DECISION IIB NO-DECISION IIA 
R = l  R=3 
(tine 16 bit) (coarse 16 bit) (normal 24 bit) 
1. Load 16 1. Same as DE- 
LSB from bus CISION IIB from bus 307 
307 into RAM (R= 1) 1 through into RAM 350X. 
350X. 3 exqept load 2. Request DAR, 
2. Load zeros 16 MSB at 1. wait for DAV. 
into RAMs 350 3.Load 8 MSB 
Y and Z. from bus 307 
3.a. Unit in- into RAM 350X. 
crement ad- 4. Load zeros 
dress counter into RAMs 350 
320A (INC). Y and Z. 
3.b. Unit de- 
crement word CISION IIB 
counter 320B (R= 1)3. 
(DEC). 
3.c. Set DAR, 
wait for DAV. 
4. DECISION 2. DECISION 6. DECISION 
IIC. IIC. IIC. 
Is word count in register 320 B=M 
YES--STEP IA NO-DECISION IIA 
1. Load 16 LSB 
5. Same as DE- 
DECISION IIC: 
111. LOAD Y INSTRUCTION--LDY (1) 
STEP IIIA 
DECISION IIIA: DAV? 
Same as STEP HA. 
YES-DECISION IIIB NO-DECISION IIIA 
4,208,810 
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TRANSLATION STAGE 60--CONTROL LOGIC FLOW TABLE 
DECISION IIIB: What is R? 
R= 1 R=2 R=3 
1. Load 16 LSB 1. Same as DE- 1. Load 16 LSB 
from bus 307 CISION IIIB from bus 307 
into RAM 350Y. (R=l)l through into RAM 350Y. 
2. Load zeros 3 except load 2. Set DAR, 
into RAMS 350 16 MSB at 1. wait for DAV. 
X and Z. 3. Load 8 MSB 
3. Same as DE- 
CISION IIB into RAM 350X. 
from bus 307 
(R=1)3. 4. Load zeros 
into RAMS 350 
X and Z. 
5. Same as DE- 
CISION IIB 
(R= 1)3. 
4. DECISION 2. DECISION 6. DECISION 
IIIC. IIIC. IIIC. 
Is word count in register 320 B=O? 
YES--STEP IA NO--DECISION IIIA 
DECISION IIIC 
IV. LOAD Z INSTRUCTION-LDZ (2) 
STEP IVA: 
DECISION IVA: DAV? 
DECISION IVB: What is R? 
Same as STEP IIA. 
YES--DECISION IIB NO--DECISION IVA 
R= 1 R=2 R=3 
1. Load 16 LSB 1. Same as DE- 1. Load 16 LSB 
from bus 307 CISION IVB from bus 307 
into RAM 3502. (R= 1) 1 into RAM 3502. 
2. Load zeros through 3, ex- 2. Set DAR, 
into RAMS 350 cept load 16 wait for DAV. 
X and Y. MSB at 1. 3. Load 8 MSB 
3. Same as DE- 
CISION I1 into RAM 3502. 
(R= 1) 3. 
from bus 307 
4. Load zeros 
into RAMS 350 
X and Y. 
5. Same as DE- 
CISION IIB 
(R=1)3. 
4. DECISION 2. DECISION 6. DECISION 
IVC. IVC. IVC. 
Is word count in register 320 B=O? 
YES--STEP IA NO--DECISION IVA 
DECISION IVC: 
V. LOAD XY INSTRUCTION-LXY (3) 
STEP VA: 
DECISION VA: DAV? 
DECISION VB: What is R? 
Same as STEP IIA. 
YES--DECISION VB NO--DECISION VA 
R = l  
1. Load 16 LSB 
from bus 307 
into RAM 350X. 
2. Set DAR, 
wait for DAV. 
3. Load 16 LSB 
from bus 307 
into RAM 350Y. 
R=2 
1. Same as DE- 
CISION VB 
(R=l)  1 
through 5,  ex- 
cept load 16 
MSB at 1 and 
3. 
R=3 
1. Load 16 LSB 
from bus 307 
into RAM 350X. 
2. Set DAR, 
wait for DAV. 
3. Load 8 MSB 
from bus 307 
into RAM 350X. 
24 
4. Load zeros 4. Set DAR, 
into RAM 3502. wait for DAV. 
25 
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TRANSLATION STAGE €&-CONTROL LOGIC FLOW TABLE 
5. Same as DE- 
CISION IIB from bus 307 
(R= 1)3. into RAM 350Y. 
5. Load 16 LSB 
6. Set DAR, 
wait for DAV. 
7. Load 8 MSB 
from bus 307 
into RAM 350Y. 
8. Load zeros 
into RAM 3502. 
9. Same as DE- 
VI. 
CISPON IIB 
(R= 1)3. 
6. DECISION 2. DECISION 10. DECISION 
vc. vc. vc. 
Is word count in register 320 B=O? 
YES-STEP IA NO--DECISION VA 
DECISION V C  
LOAD A INSTRUCTION-LDA (4) 
STEP VIA: 
DECISION VIA: 
DECISION VIB: 
Same as STEP IIA. 
DAV? 
YES-DECISION VIB NO--DECISION VIA 
What is R? 
R = l  
1. Load 16 LSB 
from bus 307 
into RAM 350X. 
2. Set DAR, 
wait for DAV. 
3. Load 16 LSB 
from bus 307 
into RAM 350Y. 
4. Set DAR, 
wait for DAV. 
5. Load 16 LSB 
from bus 307 
into RAM 3502. 
6. Same as DE- 
CISION IIB 
(R= 1) 3. 
R=2 R=3 
1. Same as D E  1. Load 16 LSB 
CISION VIB 
@=I) 1 
through 6, ex- 
cept load 16 
MSB at 1, 3, 
and 5. 
from bus 307 
into RAM 350X. 
2. Set DAR, 
wait for DAV. 
3. Load 8 MSB 
from bus 307 
into RAM 350X. 
4. Set DAR, 
wait for DAV. 
5. Load 16 LSB 
from bus 307 
into RAM 350Y. 
6. Set DAR, 
wait for DAV. 
7. Load 8 MSB 
from bus 307 
into RAM 350Y. 
8. Set DAR, 
wait for DAV. 
9. Load 16 LSB 
from bus 307 
into RAM 3502. 
10. Set DAR, 
wait for DAV. 
1 I.  Load 8 MSB 
27 
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TRANSLATION STAGE 60-CONTROL LOGIC FLOW TABLE 
from bus 307 
into RAM 3502. 
12. Same as DE- 
CISION IIB 
@ = I )  3. 
7. DECISION 2. DECISION 13. DECISION 
VIC. VIC. VIC. 
Is word count in register 320 B=O? 
YES--STEP IA NO--VIA 
DECISION VIC: 
VII. RECALL X--RCX (5)  
STEP VIIA: 
DECISION VIIA: 
DECISION VIIB: 
VIII. RECALL Y-RCY (6) 
STEP VIIIA 
DECISION VIIIA: 
DECISION VIIIB: 
IX. RECALL Z-RCZ (7) 
STEP IXA 
DECISION IXA: 
DECISION IXB: 
Clear address counter 320A (CLR). 
DAV? 
What is R? 
R=2 (16 bit) 
1. Load 16 MSB from 
bus 307 into RAM 
350x. 
2. Set DAR, wait for 
DAV. 
YES--DECISION VIIB NO-DECISION VIIA 
R=3 (24 bit) 
1. Load 16 LSB from 
bus 307 into RAM 3SOX. 
2. Set DAR, wait for 
DAV. 
3. Load 8 MSB from bus 
307 into RAM 3SOX. 
4. Set DAR, wait for 
DAV. 
5. STEP XIIA. 3. STEP XIIA. 
Clear address counter 320A (CLR). 
DAV? 
YES--DECISION VIIIB NO--DECISION VIIIA 
What is R? 
R=2 (I6 bit) 
1. Load 16 MSB from 
bus 307 into RAM 3SOY. 
2. Set DAR, wait for 
DAV. DAV. 
R=3 (24 bit) 
1. Load 16 LSB from 
bus 307 into RAM 350Y. 
2. Set DAR, wait for 
3. Load 8 MSB from bus 
307 into RAM 350Y. 
4. Set DAR, wait for 
3. STEP XIIA. 
DAV. 
5. STEP XIIA. 
Clear address counter 320A (CLR). 
DAV? 
YES-DECISION IXB NO--DECISION IXA 
What is R? 
R=2 (16 bit) 
1. Load 16 MSB from 
bus 307 into RAM 3502. 
2. Set DAR, wait for 
DAV. DAV. 
R=3 (24 bit) 
1. Load 16 LSB from 
bus 307 into RAM 3502. 
2. Set DAR, wait for 
3. Load 8 MSB from bus 
307 into RAM 3502. 
4. Set DAR, wait for 
3. STEP XIIA. 
DAV. 
5. STEP XIIA. 
X. RECALL XY-RXY (8) 
STEP XA: 
DECISION X A  DAV? 
DECISION XB: What is R? 
Clear address counter 320A (CLR). 
YES--DECISION XB NO-DECISION XA 
R=2 (16 bit) 
1. Load 16 MSB from 
bus 307 into RAM 350X 
2. Set DAR, wait for 
DAV. DAV. 
3. Load 16 MSB from 
R=3 (24 bit) 
1. Load 16 LSB from bus 
307 into RAM 350X. 
2. Set DAR, wait for 
3. Load 8 MSB from bus 
28 
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bus 307 into RAM 330Y 
4. Set DAR, wait for 
DAV. DAV. 
307 into RAM 350X. 
4. Set DAR, wait for 
5. Load 16 LSB from bus 
307 into RAM 350Y. 
6. Set DAR. wait for 
DAV. 
7. Load 8 MSB from bus 
307 into RAM 350Y. 
8. Set DAR, wait for 
DAV. 
9. STEP XIIA. 5. STEP XIIA. 
Clear address counter 320A (CLR). 
XI. RECALL A-RCA (9)  
STEP XIA 
DECISION XIA: DAV? 
DECISION XIB: 
4,208,8 10 
30 
YES-DECISION XIB 
What is R? 
R=2 (16 bit) 
1. Load 16 MSB from 
bus 307 into RAM 
350X. 
2. Set DAR, wait for 
DAV. 
3. Load 16 MSB from 
bus 307 into RAM 
350Y. 
4. Set DAR, wait for 
DAV. 
5. Load 16 MSB from 
bus 307 into RAM 
350z. 
6. Set DAR, wait for 
DAV. 
NO-DECISION XIA 
R=3 (24 bit) 
1. Load 16 LSB from bus 
307 into RAM 350X. 
2. Set DAR, wait for 
DAV. 
3. L.oad 8 MSB from bus 
307 into RAM 350X. 
4. Set DAR, wait for 
DAV. 
5. Load 16 LSB from bus 
307 into RAM 350Y. 
6. Set DAR, wait for 
DAV. 
7. Load 8 MSB from bus 
307 into RAM 350Y. 
8. Set DAR, wait for 
DAV. 
9. Laad 16 LSB from bus 
307 into RAM 3502. 
10. Set DAR, wait for 
DAV. 
11. Load 8 MSB from bus 
307 into RAM 3502. 
12. Set DAR, wait for 
DAV. 
13. STEP XIIA. 7. STEP XIIA. 
(1) Load accumulator 370 (X, Y, and Z) with 
“Vo” from RAM 350 (X, Y, and Z) at ad- 
dress A=O. 
(2) Unit increment address counter 320A (INC). 
(3) Load,a%umulator 370 (X, Y, and 2) with 
“-Vp from RAM 350 (X, Y, and Z) at ad- 
dress A=l  to form Vt=Vo-Vp. 
(4) Unit decrement word counter 320B (DEC). 
Is the face part of a three dimensional object 
(is 3D flag set)? 
YES--STEP XIIB NO--STEP XIIE 
(Three dimensional (Two dimensional 
XII. RECALL LOAD-RCL (IO) 
STEP XIIA: 
DECISION XIIA 
e) -) 
STEP XIIB: (1) Wait for DAV. 
(2) Load Three D register 341 (LOAD). 
(3) Set DAR, wait for DAV. 
(4) DECISION XIIB. 
Is word count b 41 Vertex pointers are packed 
four to one sixteen bit word. 
DECISION XIIB: 
4,208,810 
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TRANSLATION STAGE 60--CONTROL LOGIC FLOW TABLE 
YES--STEP XIIC NO--STEP XIID 
Wait for DAV. 
Load Three D register 342. 
Set DAR, wait for DAV. 
STEP XIID. 
STEP XIIC: 
STEP XIID: 
DECISION XIID: 
STEP XIIE 
DECISION XIIC 
STEP XIIF 
DECISION XIIE: 
STEP XIIG: 
DECISION XIIF: 
XII. COLOR INTENSITY FLAG--CIF (1 1) 
CIF data from bus 307. Word counter 320B is decremented 
after each load until B=O. 
In this instruction the CIF registers are loaded with 
XIV. STRING INSTRUCTION-STG (12) 
In this instruction the initial face of a string of 
faces is processed from RAM 350 through translation stage 
60 into rotation stage 62 as a string of light points or four 
sided faces. The vertices of the four sided faces are re- 
trieved from RAM 350 in CCW order as described in “XI. RE- 
CALL A-RCA (9),” beginning on page XIII-11. 
LOAD H--LDH (13) AND LOAD N--LDN (14) 
register 3 from data bus 307, and then into H/N RAM 410 as 
described in Section VI. H/N Ram 410 receives the data during 
an idle portion of its cycle. 
XV. 
In this instruction data is loaded into H/N address 
Is word count B=O? 
YES-STEP IA NO--DECISION XIIE 
(Visibility Test) 
(1) 
(2) Wait for DAR-T. 
(3) 
(4) Set first vertex flag. 
(5)  Load accumulator 370. 
(6) Increment address counter 320A. 
(7) Decrement word counter 320B. 
(8) DECISION XIIC. 
Is word count B=O? 
YES--STEP IA NO-STEP XIIF 
(1) Wait for DAR-T. 
(2) Same as STEP XIIE items 4-7 except set 
last vertex flag when B=O. 
(3) DECISION XIIC. 
Is product of Visibility Test positive or 
negative? 
(1) 
(2) DECISION XIIF 
Is word count B=O? 
Same as STEP XIID items 1 and 2. 
Same as STEP XIID item 7. 
POSITIVE--STEP IA NEGATIVE--STEP XIIG 
Same as STEP XIID items 20-23. 
YES--STEP IA NO-STEP XIIG 
Load address counter 320A with first ver- 
tex pointer “A” from register 310A. 
Load scaler 360 with “S” from register 
310B. 
Load accumulator 370 with the A V data 
from RAM 350 as accessed by the pointer 
from the Three D buffers. 
Clear address counter 320A. 
Wait for DAR-T from Normalizer 380. 
Enable FIRST VERTEX flag in CIF register. 
Load the buffer register in accumulator 
370 with the contents of the accumulator 
Clear “S” register in scaler 360. 
Clear accumulator 370. 
Unit decrement word counter 320B. 
Load H and N address register 386 with 
“A” (LOAD). 
Load accumulator 370 with Vo. 
Unit increment address counter 320A. 
Load accumulator 370. 
Load address counter 320A with vertex 
address from Three D register 341 or 342. 
Load scale register within scaler 360. 
Load accumulator 370. 
Clear address counter 320A. 
Wait for DAR-T. 
Repeat items 7, 8, 9, and 10 of STEP XIID 
Same as STEP XIID items 12-19. 
Same as STEP XIID items 7-10. 
Load last vertex flag into CIF registers 
when B=O. 
DECISION XIID. 
(LOAD-B). 
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After all the vertices of the current face have been 
processed, last vertex (LVF= 1) initiates the closing 
FIG. 8A shows the logic-diagram for the processing procedure for the current face. FV O.C. from FV regis- 
of translated point coordinates (Vt) from translation ter 558 is compared tp PV O?C. from PV register 556, 
stage 62. Each new Vt is loaded into multiplexers 416X, 5 and the first closing rejection plane RP is determined 
Y, and Z (Step I). The object code in CIF register 460 (step 7). The outcode (O.C.) is checked (Decision D) 
which accompanies each new Vt is examined to deter- and the outcome is processed by steps 8, 9, or 10. In 
mine if the new Vt is associated with a 3 D face requir- Step 8, register 530M is updated from RAM560 at 
ing visibility testing (Decision A). If so, the dot product pPTR(cp). In Step 9, register 53op is updated. In step 
of Vt.Vn (from N RAMS 410X, Y, and Z) is calculated 10 10 FVP is initialized for the next face (FVF= 1) and 
(Step 11). The sign bit of the dot product reveals LVF is cleared (LVF=O). The Cwrmt face Processing 
whether the 3 D face is visible or not (Decision B). The completed, and the Processor returns to Decision A - 
vertex of visible 3 D faces (Decision B-yes) and the Wait for the first Vertex of the next face. During Step 11, 
remaining non3 D face vertices (Decision A-no) are a CP register within CP enable 1240 is updated with RP 
multiplied by the threexthree H matrix in H  RAM^ 15 register 1244. The bits Of P v  register 556 and Fv regis- 
41ox, y, and z to provide the rotated vector vc zc ter 558 for the planes enabled by load Control 1250 are 
first, Yc second, and Xc last (Step 111). Each coordinate updated with Ro and FV o*c.- 
is loaded into registers &OX, Y, and Z as they are calcu- 8c shows the flow chart for the basic clipping 
lated (Decision C and D, Steps IV, V, and VI). test (Steo 2 of FIG. 8B). During Steps 2-1 the first rejec- 
20 tion plane RP is determined for CV or PV by rejection 
logic 550. The first vertex flag FVF is examined (Deci- CLIPPING STAGE 63 
FIG. 8~ shows the flow for the control of ,.lip- SiOn 2-A). If FVF iS Set, the P v  0l.c. word Should be all 
ping stage 63. The output of rotation stage 62 is continu- 
ously monitored for the of the vertex (Decision 
A)* Each new vertex vc=(xc~yc~zc) is entered as 
“O” (a dummy for facilihting testing. If a pv 
exists (FVF=o) then the Outcode Of cv is compared 
ties 
25 with the outcode of PV (Decision 2-B). Four possibili- 
“10” (Case 2), “1 1” (Case 3) and “00” (Case 1). During 
Step 2-2 or Step 2-3) the contents, of register 530 M (or 
530 P) is written into RAM 560 at PPTR(RP). During 
created by the intersection vertex between cv and pv. 
cp is loaded into the stack. Each Case vertex (oo) is 
be retained in RAM 560 (Step 2-4) until all incompletely 
l.(Ol)-CV is visible and PV is outside requiring the proc esse d vertices have been processed. 
calculation of an intersection vertex (IV) -CV If CV is the first vertex )FVF= l), the O.C. of CV is 
must be saved for processing after IV; examined for “1” (Decision 2-C). The first “1”s de- 
2.(10)-cv is outside and Pv is visible requiring the 40 tected (if any) determines RP. If sere are no ‘6 l-s, then 
calculation of an intersection vertex (IV); the vertex is visible and RP is set to the value of the last 
3*(incomp1ete1y processed vertex plane. Visible Vertices are advanced to projection stage 
from outcome 1 are retrieved and processed; 64. During Step 2-5 the contents of register 530 P is 
4.(close)-the first vertex (Fv) stored in RAM 560 written into RAM 560 at PTR(RP=Pn) where Pn is the 
becomes CV; and 45 number of planes forming the pyramid of vision-- 
5.(next vertex)-return to Decision A. which is the embodiment disclosed is four. The skip- 
Visible CV’S Cannot be forwarded t0 projection Stage ping, or combining, of redundant tests is provided in 
64 until the preceding IV (if any) has been calculated step 2-5 for the group of adjacent planes for which CV 
and forwarded. The Proper Order of vertex sequence is visible (if any) and the first plane for which CV is not 
must be maintained in order to mxmmodate the hard- 50 visible. PV register 556 and F V  register 558 within the 
Ware and Program in the subsequent stages. The CV’S planes enabled by register load control 1250, are up- 
with preceeding IV’S are saved as incompleted branches dated with R p  and CV 0.C. bits. Incompletely pro- 
and are Processed after the Prmeeding Iv has been cessed vertex (IPV) stack 1248 is monitored (Decision 
determined and processed. 2-D). When all of the vertices have been processed, the 
In step 3 (or 4) the window coordinate within Plus 55 last vertex flag (LVF) is tested. For LVF=l,  all the 
register 53op (Or minus register 5MM) is written into vertices of the current face have been tested and the 
RAM 560 at P”), and CP register in Plane enable face is ready for closing the vertices between PV and 
1240 is updated with the current RP. During step 5, the FV (if any) are then tested for htersections. LFV=O 
intersection vertex (IV) for outcome l(O1) or Outcome indicates that the current vertex is not the last vertex. 
2(10) is calculated within logic 510 employing a mid- 60 
point or binary technique in which the vector extending EDGE STAGE 65 
between CB and PV is continuously divided into two FIG. 8D shows the logic diagram for the control of 
equal parts (see Section X). projection stage 64, processor 7oBx and Y, and slope 
During step 6, the vertex that was saved in outcome divider 740. The clipped points from clipping stage 63 
1 is retrieved. The plane number is read from IPV stack 65 are loaded into registers 610 for projection division 
1248 and loaded into plane enable 1240. IPV stack 1248 (Step 1). The quotients (projected points) are forwarded 
pops up one place. The saved vertex is read from from registers 640 to edge stage 65, where it is examined 
RAM560 at PPTR(CP) for retesting via Step 2. for face data (Decision A). Non face data such as points 
for the ofO.C. bits at plane Rp: ‘ 6 0 1 9 9  and required into window logic 510 0, b, r, t, and Z) where 
the window coordinate vl, vb, vr and vt are generated 
for each new vertex (Step 1). 
repeated until all vertices have been determined as visi- 
ble or outside pyramid of vision 250, and all intersection 
The basic ‘lipping test (Step 2, is accomplished by 30 Step 2-2 push down stack 1248 is pushed down one 
place to account for the incompletely processed vertex rejection logic 550 withm logic 63L‘ Step is 
vertices (IV) have been calculated* The clipping test 
(shown in more detail in FIG. 8C) has five Possible 35 Both me 1 vertices (00) and 
advanced to projection stage 64 has a visible vertex. 
3 vertices (11) must 
outcomes: 
35 
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and line segments are forwarded immediately to FIFO tween the interlaced odd and even fields on display 82. 
memory 910. Each face data point is examined for a first During the remainder of the display cycle, the XL slope 
vertex (Decision B), which are loaded in V1 register 718 is passed through slope multiplexer 928 without division 
and current Yd multiplier register 710 (Step 2). Each (select ACC) to accomodate the proper height spacing 
non first vertex iS loaded into register 710 as the Current 5 between adjacent miniscan lines in the Same field. 
Yd and the Previous Yd is advanced to register 716 Adder 930 combines the X coordinate of the previous 
(Step 3). Xd is similarly processed through Processor Scan line (XdLp) with the current XL slope to provide 
706X* and are from their the current X coordinate (XdLc). Output multiplexer 
current and previous values, and loaded into registers register 940 provides either XdLs (select START) or 
724 (Step 4)* When the last vertex becomes the previous 10 XdLc (select ACC) to miniraster data register 950. 
advancing v1 from register 718 to register 710 as the 
vertex in register 716 (Decision C), the face is closed by Subtractor 952 provides the width of each Scan line 
920R). The Y coordinate of the miniscan lines (Yd scan) 
from Yslope generator 960. At the end of each edge, Yd 
scan equals or exceeds the Ydt on the left edge (Ydkt) 
or right edge (YdRt). The signals Yd scanZYdLt and 
Yd scanBYdRt indicate to control logic 70 that the 
FIG. 8E shows the logic diagram for the control of 20 next XL slope Or XR slope is required in Xd generatom 
920. 
by subtracting XdLc from XdRc (output of generator current vertex (Step 5). The last slope is calculated from 
the previous vertex (Vlast) and the current vertex (Vl) 
and entered into register 724. The slopes are calculated 15 is formed by incrementing yds with Ys’ope 
by slope divider 740 as the delta rs and delta yS are 
provided (Step 6). 
TEXTURE STAGE 72 
Yds sorter 750. Input face edges are loaded into sorter 
750 and examined for horizontal edges-delta Y=O 
(Decision D). Horizontal edges are forwarded to FIFO 
memory 910 (Step 7). The non horizontal edges are FIFO memory 210 may be a 2048 w o r d s x l 0  bits 
examined for a first edge (Decision E). The first edge is 25 memory (two hundred 82S11’s) for sequentially output- 
entered at the start of the sort list (Step 8). Non first ting the complete edge list twice each cycle. Memory 
edges are examined to determine whether the input Yds 210 interfaces with the remainder of miniraster calcula- 
is less than the last or output Yds in sorter 750 (Decision tor 72 through a 100 bit register (twenty five 74S175’s). 
F). Smaller input Yds are entered at the start of the sort XL slope register 924 may be a 20 bit storage register 
list (Step 9). Larger YdS are examined for a last edge 30 (five 74S175’s) for holding each new Xslope as they are 
(Decision G). Last edge is entered in last place Of sort 
list (Step 10). The second edge is loaded (Step 11) and 
examined for input Yds less than the last Yds in sorter 
750 (Decision H). Smaller Yds are inserted in the sort 
(Decision I). Last edges are entered into the sort list 
edge is loaded (Step 14). The input edge is again exam- 
Limit multiplexer 934 may be a 20 bit 4 1  multiplexer ined for a last edge (Decision J)-return to Decision D 
40 (ten 74S153’s) for preventing underflow and overflow of flow chart for non last edge, and output sorter 750 to FIFO memory 910 for last edge. 
when an edge approaches the display boundary. The 
DISPLAY GENERATOR 44 four inputs are XdLc (twice), all ones (overflow), and 
Texture Stage 72 all zeros (underflow). The two select inputs are the sign 
bits of XdLc and XE slope. Underflow occurs when 
Texture stage 72, shown in FIG. 9, provides mini- 45 both sign x d h  and sign XL slope are negative. Over- 
raster data for the set of horizontal scan lines forming flow occurs when sign XdLc is negative and sign XL 
each face. The miniscan lines progressively increase slope is positive. 
and/or decrease in response to the face edge list (Xds, xdLs register 938 may be a 12 bit register (three 
tion stage 65. The miniraster data for each miniscan l i e  50 end point of the current edge wds) as it is provided by 
includes the Xd coordinate of the left hand end point FIFO memory 910. (XdL), the width ofthe miniscan line 0, the Yd COOT- Output multiplexer register 940 may be a 20 bit 2:1 dinate (Yd scan), Zc and CIF. 
The edge list is loaded into memory 910 in ascending multiplexer register (five 25SWs) for accumulating 
Yd order by face order once each frame, and extracted 55 XdLc and Outputting either XdLs Or XdLc. The Output 
in the Same order twice each for the field is returned to adder 930 and forwarded to miniraster 
of even miniscan lines, and once for the field of odd data register 950- 
miniscan lines. X Coordinate generators 92OL and 92QR Miniraster data register 950 may be a 76 bit register 
line by combining Xds with the Xslopes of the two 60 (XdLc 12 bits, W 12 bits, Yd scan 12 bits, CIF 24 bits, 
opposed edges of the face which contain the end points and z 16 bits. 
of the scan line. XdLs is incremented by the left hand be a 12 bit subtractor (three 
slope (XL slope) to form each XdL, and XdRs is incre- 74283’s and two 74S04’s) for providing the width of 
mented by the right hand slope (XR slope) to form each each miniscan line (W=XdRc-Xdh) to register 950. 
XdR. Only generator 920 is shown in detail. Slope mul- 65 Yslope generator 960 may be a 12 bit register (three 
tiplexer 928 divides the XL slope by two (select 74S175’s) hardwired to specify the maximum number of 
START) for the first scan line of the even field, to miniraster scan lines per frame. This number defines the 
accomodate the one half scan height displacement be- scan density or Yslope. 
DETAILED DESCRIPTION 
provided by memory 910. 
XL slope multiplexer 928 may be a 20 bit 2:l multi- 
plexer (five 7 4 ~ 1 5 7 ~ )  with the START input right 
shifted to provide a division by two. ne START and 
xL Adder 930 may be a 20 bit adder (five 74283’s. for 
list (Step 12). Larger Yds are examined for last edge 35 ACC select are provided by control logic 70. 
13)* If the edge is not the last edge, the next incrementing each previous X left coordinate (XdLp) 
by the current xL slope. 
Yds, Xs10pe9 and Ydt for each edge) from face genera- 7&17Fs) for holding the X coordinate of the s w i n g  
provide XdLc and XdRc respectively for each miniscan (nineteen 76175’s) for holding the minkaster data 
Subtractor 952 
37 
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pyramid of vision 250. The comparison of the O.C. bits 
for the current vertex (CV) with the O.C. bits of the 
previous vertex (PV) for each plane reveals: which 
edges are entirely inside 
(case 1-both 0.c.’~ positive); 
which edges are entirely outside 
(Case 3-both O.C.’s negative) and; 
which edges intersect one of the boundary planes 
(case 2-one 0.c. positive and one 0.c. negative) 
10 requiring the generation of an intersection vertex (IV) 
via the binary search technique employed in window 
logic circuits 510. 
The 0.C. examination is illustrated plane by plane in 
FIGS. 10A-G. 
Yslope multiplexer 964 may be a 12 bit multiplexer 
(two 74S157’s) similar in function to Xslope multiplexer 
928. 
Y Adder 968 may be a 12 bit adder (three 74283’s) for 
combining the 12 bits of Yslope with the 12 bits of Y 5 
coordinate of the previous scan line (Ydp) to form the Y 
coordinate of the current scan line (Yd scan). 
Multiplexer register 970 may be a 12 bit multiplexer 
register (three 25S09’~) similar in function to output 
multiplexer register 940. 
Ydt register 974 may be a pair of 12 bit registers (Six 
74S175’s) for holding the Yd coordinates of the left 
hand edge termination point (YdLt) and the right hand 
edge termination point (YdRt) which are periodically 
forwarded by FIFO memory 910. 
Comparator 978 may be a pair of 12 bit comparators 
(six 7fi85’s) for comparing yd scan with YdLt and 
15 
THE CLIPPING TREE 
plane testing) is conveniently expressed by a clipping 
DEFLECTION CONTROL 74 logic tree for each face. FIG. 10A shows logic tree 1000 
2o for expressing the clipping process of “V” shaped face 
Deflection stage 74 receives Yd scan accompanied by lolo shown in FIG. 10B. Tree looo has four input a series of XdLc’s and w’s for generating the sweep trunks mm 14), one for each vertex. of 
each boundary plane. At each node, the window coor- lines outlining each polygon face. Yd scan identifies vertical position of the first vertex. XdL identifies the 25 dinates of a vertex are tested against that boundary 
left hand start of each scan line thereafter. W deter- plane to determine if that vertex is either outside Or mines the length of each scan line. Conventional inte- possibly inside pyramid of vision 250. Each trunk ad- grator techniques may be employed to provide the ap- 
propriate and ramp deflection voltages. The vances one node to the right towards the output as each 
the cRT beam vertically across the face being between a current vertex (CV) and the current bound- 
displayed. The X ramps change at a much faster rate ary Plane is negative (outside that boundary plane) the 
starting from an XdL to the beam horizontally a vertex trunk terminates at that node. Only a CV within 
distance indicated by the associated ui. Sitable deflec- pyramid of vision 250 will have all positive tests (inside 
tion techniques are disclosed in detail in U.S. Pat. No. 35 each boundary plane) and advance along its vertex 
3,999,308 entitled ‘ c ~ d - ~ i m ~  si ulation of a point trunk to the output of the logic tree. These vertices are 
system ~ ~ v i n ~  Textured as view& by a ~~~h~ visible, and are processed to projection stage 64 without 
0bserver*7 issued on Dee. 28, 1976 to ~ ~ b r t  b u i s  clipping. Interception branches are formed off a bound- 
Peters. ary plane node when a CV forms the terminal end of an 
40 edge which intersects the current boundary plane under 
VIDEO CONTROL 76 test. That is when the CV has the opposite O.C. sign as 
Video control 76 receives color and intensity data its pv. 
from CIF 660 in projection stage 64 for each face being The logic tree for ‘‘shape’’ face 1010 having four 
displayed to control the color and display brightness of vertices v1-v4 is analyzed below for a four sided 
the scan lines forming that face. If desired, the display 45 Pyramid of vision having a left Plane (PI), a bottom 
intensity may be attenuated by Zc data for range simula- Plane pb), a right Plane (Pr) andl a top Plane (R)- 
tion. Suitable video control techniques are also dis- pf. Test ( ~ e e  NODE 1 and FIG. 1W): 
closed in detail in U.S. Pat. No. 3,999,308. The sign of the window coordinate v l  for each vertex 
Vl-V4 is examined to determine whether the first bit of 
FULL RASTER EMBODIMENT 50 the O.C. for that vertex is negativ’e (1) or positive (0). If 
If desired, the edge list from register 760 may be any vertex has a negative first bit, it is necessarily out- 
displayed on a full raster in the conventional frame side pyramid of vision 250 (to the left of boundary plane 
manner across the entire screen of display device 82. PI), and the trunks for that vertex would be discontin- 
The vertices of all visible polygon faces (or visible por- ued. All vertices with a positive first bit may possibly be 
tions thereof) for each frame are sorted by Yds to ar- 55 in the field of vision (to the right of P1) and must be 
range the vertices in display order by raster. Next, the processed further along their trunks to determine visi- 
contents of each scan line are sorted by Xds to arrange bility. The O.C. status after the P1 test is: 
the vertices in display order by raster. Next, the con- 
tents of each scanline are sorted by Xds to arrange the 
vertices in order of display within each scanline. The 60 
resulting Yds-Xds sorted edge list with accompanying 
slope and Yds data is processed through a conventional 
full raster display generator which provides the neces- 
sary vertical and horizontal sweep voltage waveforms. 
CLIPPING LOGIC 63L 
An examination of the outcodes (0.c.’~) for the verti- 
ces of each face reveal which vertices are within 
The process of the above examination (boundary 
YdRt to determine the end of each edge. 
which provide the series Of horizontal scan face 1010 and four nodes (NODES 1, b, r, and t) one for 
ramp changes at a uniform rate starting at Yd scan to 30 Plane is tested. If the test 
’ 
OC for Vl=O--on the visible side of P1 
OC for V2=O--on the visible side of P1 
OC for V3=O--on the visible side of P1 
OC for V4=O--on the visible side of P1 
This status is indicated in logic tree lo00 by the exist- 
ance of a plus sign in node - 1 on each trunk of each 
input vertex. The first vertex V I  is repeated after the 
65 last vertex V4 to permit comparing their O.C. The edge 
extending there between V4-V1 is required to close the 
polygon face. 
Pb test (see NODE-b and FIG. 1OD): 
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The sign of the next window coordinate vb of each 
vertex is tested against bottom boundary plane Pb to 
determine the next bit of the O.C. 
This test completes the clipping process yielding the 
above eight output points within pyramid of vision 250 
forming the two triangular faces shown in FIG. 10G. 
PLANE TESTING-GENERAL CASE 5 
OC for VI = 01 TRUNK 1 discontinued 
BRANCH (V2-V3) 
OC for V3 = 01 TRUNK 2 discontinued 
BRANCH (V3-V4) 
OC for VI = 01 TRUNK 1 discontinued 
The algorithm for clipping a polygon against a single 
plane tests the vettices of the polygon in sequence. Each 
vertex, in turn, becomes the current vertex CV and then 
the previous vertex PV. The terminal vertex V of each 
10 edge is CV, and the start vertex of each edge is PV. The 
out code (O.C.) of the current vertex is stored in CV 
register 554, and compared to the corresponding O.C. 
of the immediately previous vertex which has been 
stored in PV register 556 from the test of the previous 
V l  forms part of the first edge Vl-V2 and the closing 15 plane. 
edge V C V l  and is listed twice above and appears twice The four possible relationships between the edges of 
under Nove-b to assist in visualizing branching and square face 1106 and a boundary plane is illustrated in 
intersection Vertices (IV) which are generated when- FIG. IIA-D. In FIG. I~A-D, node i l l 0  represents the 
ever an edge intersects a boundary Plane. Branches are test against left boundary plane P1, input line I120 from 
Provided from t ~ c h  main trunk CorresPonding to the 20 the left iepresents the terminal vertex CV to the test, the 
IV’S. The branches extend between the t n d s  of the arrows extending to the right of node 1110 represent the 
adjacent vertices which form the intersecting edge. An possible results of the P1 test. The result of each test 
IV exists on a boundary between adjacent vertices if the depends on CV 0.c. a d  P v  0.c. in registers 554 and 
OC bits for that boundary have different signs. FIG. 556. 
10D reveals that vertices V1 and V3 are definitely out- 25 FIG. 1 lA  shows face edge 1lBOA starting at V i  (PV) 
side pyramid of vision 250 generating four IV’s along and terminating at V2 (CV). Both V I  and V2 are on the 
boundary plane Pb-IVb(1-2), IVb(2-3), IVb(3-4), and positive side of P1 (the same side as pyramid of vision 
IVb(4-I). 250). Both PV O.C. and CV O.C. are positive and the 
testing of V2 is advanced to the next node as indicated 
FIG. 11B shows face edge lB4QB starting at vertex 
V2 (PV) and terminating at vertex V3 (CV). Edge 
1140B intersects PI at intersection vertex (IV) 1160 
causing a change in the signs of left window coordinate 
35 VI. PV O.C. is positive and CV O.C. is negative. IV 
1160 is advanced to the next node as indicated by 
branch 1164. V3 is not advanced to the next node be- 
cause v l  for V3 is negative-V3 is outside pyramid of 
vision 250. 
IVb (2-3) -- I...discontinued 40 FIG. 11C shows face edge lI4OC starting at V3 (PV) 
and terminating at V4 (CV). Edge 1140C does not inter- 
sect P I  and a branch is not generated. Note that VI for 
V4 is negative and therefore V4 is not advmced to the 
next node. 
FIG. P1D shows face edge I140D starting at V4 (PV) 
and terminating at V I  (CV), and intersecting PI at IV 
1170. Iv 1170 is advanced to the next node as indicated 
by branch 1174. v1 is positive and is advanced to the 
next node as indicated by arrow 1176. 
CLIPPING LoGIC-CIRCUIT 0 p E ~ T I o p ~  
FIG. 12 is a block diagram of rejection logic 550. The 
outcodes (O.C.) enter outside detector 1210 from CV 
register 554 and PV register 556. Outside vertex detec- 
55 tor 1210 examines the O.C. for both end points CV and 
PV of the current edge for “1”s to determine if either 
the start point (PV) or the terminal point (CV) (Case 11) 
or both (Case 111) are outside window 262. Rejection 
plane detector 1220 is responsive to the determination 
60 of outside vertices for identifying the first plane of re- 
jection RP (1, b, r, or t) for the circuit vertice CV. RP is 
At the end of each test, RP (l,b,r, or t) is loaded into 
current plane enable circuit 124l to become the current 
65 plane CP. Outout CP STATUS is advanced and rejec- 
tion plane controller identifies the next plane of rejec- 
tion. After the CV has either been determined visible 
(passed all four plane tests) or not visible (rejected by at 
BRANCH (VI-VZ) 
OC for V2 = 00 on the visible side of Pb 
OC for V4 = 00 on thts visible side of Pb 
BRANCH (VH-VI) 
Pr Test (see NODE r and FIG. IOE): 
The sign of the window coordinate vr for the two 30 by arrow 1150. 
vertices and four Iv’s is examined to determine the next 
bit of the OC. IV’s along right boundary plane Pr corre- 
sponding to changes in sign of the previous vb OC bits 
must also be tested. 
IVb (102) --- I...discontinued 
Branch IVb (1-2) - V2 
Mx)- on the visible side of Pr 
Branch V2 - IVb (2-3) 
Branch IVb (2-3) - IVb (3-4) 
0- on the visible side of Pr 
WO- on the visible side of Pr 
IVb (61)  -0- 
Branch IVb (4-1) - IVb(1-2). 
IVb (1-2) --I- on the visible side of Pr 
OC for VZ 
IVB (3-4) --- 
OC for V4 
45 
FIG. 1 0 ~  reveals that ~ v b  (1-2) a d  IVb (23) are out- 
side the pyramid of vision generating four new intercep- 
tion vertices IVr (1-2), IVr (2-3). IVr (2-4) and IVr 
(4-2). In this case IVb, an intersection vertex, is the first 50 
vertex and is repeated for closing. 
Pt Test (see NODE t and FIG. 1OF): 
The last bit of the oc for each vertex is determined 
by testing the two continued vertices and the four con- 
tinued Iv’s with top boundary plane Pt. 
IVr (1-2) --a visible 
OC for V2 oo00 visible 
IVr (2-3) -4 visible 
IVr (24) -4 visible 
IVb (34) -4 visible 
IVb (4-1) -M) visible 
OC forV4 oo00 visible loaded into register 1%. 
IVr (4-2) -40 visible 
IVr (1-2) is not repeated because its O.C. is the same as 
IVr(42), and therefore no intersection results from 
closing. 
42 
least one plane) and all the generated intersection verti- RP register 1244 may be a two bit register (74175) for 
ces have been tested; another vertex must be supplied to holding the number (0-3) of the current rejection plane 
continue the logic tree testing. The vertices are pro- RP (1, b, r, or t). RP register may be eliminated for high 
cessed in CCW order through the image processor 42 speed operations, permitting rejection logic 550 to func- 
(and through rejection logic 550). Each new vertex is 5 tion on a faster assynchronous basis. 
loaded into current vertex (CV) register 554 and PV IPV stack 1248 may be a three bit random access 
register 556 is updated with RP from RP register 1244 memory (74S189) addressed by an up-down counter 
and CV.0.C. bits from CV register 554 within the (74S169) for storing each current plane CP from current 
planes enabled by control 1250. As each new vertex is plane enable 1240 when an incompletely processed 
introduced, NEW VERTEX enables all planes for test- 10 veqex develops. The number of entries in the RAM 
ing (CP STATUS=1111, the 2’s compliment of -1). increases (and decreases) as IPVs are identified (and 
The planes are then disabled in the order 1, b, r, and t as completed). As the logic tree for each face advances 
the testing for each plane is completed. and the intersection vertices have been processed, each 
Register load control 1250 is responsive to CP STA- which was interrupted due to IPVs, becomes RP again 
TUS for individually updating the appropriate section and that IPV is completed. 
(1, b, r, or t) of PV register 556 as the logic tree is exe- Four RP bits have been provided for in rejection 
cuted. The current O.C. bit is entered along with RP (1, logic 550 for accommodating a quadralateral window 
b, r, or t) for addressing the corresponding window 262. Suitable provision may easily be made to accom- 
coordinate in RAM 560. modate more complete polyhedrons of vision having 
tion vertices (IV) by binary search technique within Register load control 1250 is formed by three parts: 
window logic 510 based on the window coordinates of A. A 4 bit by 4 word look up table (PROM) for re- 
CV and PV. ceiving the two bits of RP and providing four line RP 
A CP register within CP enable 1240 stores the plane 25 status compatible with CP STATUS as shown below: 
number of the current plane CP, which in the embodi- 
ment illustrated is a number between 0 and 3. IPV stack 
1248 increments by one each time the CV processing is Rp 
interrupted due to the generation of an intersection RPl vertex, and decrements by one each time an incom- 3o Rpb 
pletel y processed vertex is retrieved for processing. RPr 1 0 0 1 1 1  
Case I1 situations require the calculation of intersec- 2o more boundary planes. 
PLANES 
RP STATUS ENABLED 
0 0 0 1  1 
0 0 1 1  t b  
I b r  
RR 1 1 1 1 1 1  l b r t  
DETAILED DESCRIPTION t r b l  
Outside detector 1210 is a “1” detector formed by a 
series of OR gates (7432-one for each boundary plane 35 B. A series of AND gates (7408 one for each bound- 
or window edge of window 262) for detecting Case I1 ary plane) for combining CP STATUS and RP status to 
and Case I11 situations where at least one vertex of an generate a load signal for each plane. Registers PV (I) 
edge is outside window 262 and requires clipping. and FV(1) to be enabled must satisfy CP<ISRP. 
Rejection plane detector 1220 is formed by a series of C. A pair of four bit 2:l multiplexers responsive to 
NAND gates (7400 one for each boundary plane of 40 NEW FACE from control 70 for selecting the above 
window 262) for combining the “1”s from outside de- plane load signals from the AND gates or four hard- 
tector 1210 with CP STATUS from current plane en- wired initialization “1”s. The first multiplexer provides 
able circuit 1240. The output of the NAND gates de- PVlLd, PVrLd, and PVtLdtp PV register 556. The 
fines the order in which the boundary planes are to be second multiplexer provides FVlLd, FVbLd, FVrLd, 
tested. Encoder 1224 is a four-to-two priority encoder 45 and FVtLd to PV register 558, and is enabled if FVF 
(74148) for reducing the four outputs of the NAND (RP)=l. 
gates to two bits. Closing logic 570 (FIG. 5) is formed by a series of 
Current plane enable circuit 1240 has three parts: exclusive NOR gates (74860ne for each boundary 
A. A three bit 3:l multiplexer (74153) for selecting plane followed by a 7404 inverter) for receiving PV 
between the two bits of RP (plus one bit of hardwired 50 O.C. (l,b,r, and t) on one lead and FV O.C. (l,b,r, and t) 
“O”), three bits of hardwired “I[’’S in response to NEW on th other, followed by a priority encoder which pro- 
VERTEX from control logic 70, and two bits of incom- vides CLOSING RP to close multiplexer 1228. 
TEST SKIPPING pleted branch data (IB DATA) from incomplete branch stack 1248. 
Clipping stage 63 does not test each O.C. bit against 
plexer selection. the corresponding plane as noted in the prior art. In- 
stead, rejection logic 550 handles the entire O.C. simul- 
MMI6331), for generating CP STATUS as follows: taneously and identifies the first plane of rejection (RP) 
if any, for each vertex. Planes prior to the RP need not 
60 be considered further for the current vector CV. A four 
vision 250-Case A) is clipped in four steps, one for 
I I b’ ‘* each vertex. In a Case A face, each edge has a visible RP=PI 0 0 0 1 1 1 0  b , r , t  
RB=Pb 0 0 1 1 1 0 0  r, CV and a visible PV (Case I), and all O.C. bits are 
RP=Pr 0 1 0 1 0 0 0  t 65 positive for each edge. The two inputs to each OR gate 
RP=Pt 0 1 1 0 0 0 0  none in outside detector 1210 are “0” €or each edge because 
there are no minus O.C. bits. Rejection plane controller 
1220 receives all “0”s and immediately advanced CP 
B. A three bit register (74175) for storing the multi- 55 
C. A four bit x five word lookup table (PROM 
ENABLED PLANES sided face having all vertices visible (within pyramid of SELECTION CP STATUS 
t r b l  
4.208.8 10 
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STATUS from NEW VERTEX (1 11 1) to RP (oo00) 
and the CV is entered in RAM 560 as a visible point. 
The CV of each Case I edge advances the entire length 
of its TRUNK in a single step. No sign changes occur 
that require calculation and substitution of intersection 
vertices (IV). The Case A quadralateral is clipped in 
four easy steps as shown in FIG. 13A. The majority of 
Case C faces (all vertices outside) may also be clipped in 
one step per vertex. 
The general skipping situation occurs when two or 
more planes have the same relationship with CV. That 
is, the O.C. of CV has several “0”s (or “1”s) in a row 
causing the logic tree for the current face to advance 
asynchronously to the plane of the last common “0” (or 
“1”) with only a single access to RAM 560. 
FIG. 13B shows a collection of Case A and Case C 
(trivial) faces which can be clipped at the one test per 
vertex rate (Tn=Vn) as opposed to the Tn =Vn x Pn 
prior art rate. The remaining Case C faces are more 
complex and require one step per vertex plus one step 
per interception vertex: 
Tn= Vn+IVn. 
FIG. P3C shows a collection of Case C (complex) 
faces. Most Case C (complex) faces will require six or 
eight steps, occasionally more. In the most complicated 
Case C (complex) closed polygon face, each boundary 
plane is intersected twice by the closed loop formed by 
the face edges. Twelve vertices are generated in this 
worst case situation involving a convex, four sided, 
polygon (Vn=4, IVn=8). Twelve clipping steps com- 
pares favorably with the sixteen step Sutherland ap- 
proach. The actual number of clipping steps will be less 
than twelve, however; because at least two intersections 
along one plane will be clipped away during the testing 
of the immediately previous plane. The clipping exam- 
ple of FIG. 10B has face 1010 with 12 potential vertices 
(Vn=4 and IVn=8). However, the two intersections 
1066 along the lower portion of Pr were never actually 
calculated because they were clipped away during Pb 
testing. The number of clipping steps required in FIG. 
12 is only ten. The worst case for four sided concave 
Case C (complex) faces is four intersections per edge, 
generating twenty potential vertices (Vn=4 and 
r, and t) and each PV (or FV) coordinate is always 
immediately available from the shared memory location 
on a single access basis. The shared memory also facili- 
tates skipping planes. All of the vertex coordinates with 
5 respect to each plane are available no matter which 
plane is being tested. 
CONCLUSION 
The objects of this invention have been accomplished 
10 by providing a rejection circuit which simultaneously 
examines the O.C. of the CV and the PV and asynchro- 
nously advances the plane testing procedure skipping 
redundant tests. The O.C. examination is accomplished 
by a group of OR gates (1, b, r, and t) in parallel, each of 
l5 which outputs a “1” if either coordinate thereto is nega- 
tive (on the other side of the boundary plane from the 
polyhedral angle of vision). The “1”s are then simulta- 
neously enabled by CP STATUS (a signal defmed by 
the current plane for enabling the remaining planes) by 
2o means of a froup of NAND gates (1, b, r, and t) in paral- 
lel to identify the next plane of rejection RP. Visible 
vertices are processed in a single test because NAND 
gates output all “0”s indicating to the priority encoder 
that there is no rejection plane. All of the planes are 
25 skipped. CP is initiated to 1111, and a new vertex is 
entered. The identification of a rejection plane for the 
CV requires the calculation of an IV unless the PV was 
also rejected. The IV is substituted for the CV creating 
3o a new branch in the plane testing procedure. An IPV 
accounting is maintained by an incompletely processed 
vertex stack which prevents the entry of the next vertex 
into the plane testing logic until each of the previously 
created IPVs are completely processed. The boundary 
35 coordinates (l, b, r, and t) for the group of planes being 
tested are loaded into the same memory location and are 
accessed through a shared pointer scheme. FV data is 
stored separately. As a result, when the coordinate data 
required for processing it is immediately available on a 
It will be apparent to those skilled in the art that 
various changes may be made in the apparatus and 
techniques described without departing from the scope 
of the invention. For example, additional boundary 
QO one access time basis. 
ivn= 16)-as 
potential intersections are clipped by the previous edge 
leaving a worst concave case of sixteen clipping steps. 
The prior art Sutherland technique treats each face as a 
in-FIG. 13D. At least four of these 45 planes may be accomodated by a slight increase in hard- 
ware* 
to 
clip object data at a distance exceeding the pilot’s visi- 
A distant boundary plane Zd be 
worst concave Case C (complex) face, and does not t& 
advantage of the test skipping short cuts offered by non 50 
bility, Zd* In addition, a new boundary plane Zn may be 
object data too close to the apex Of the to 
worst cases: pyramid of vision to be conveniently displayed. The 
sequence of testing planes is not limited to a series of 
adjacent planes, but may be any order. Accordingly, the 
scope of the invention should be determined only by the 
55 wording of the following claims and their legal equiva- 
lents- 
1. Less complex concave faces-I4 steps or less; 
2. Convex faces-10 steps or less; 
3. Case C (trivial) f a c e s 4  steps; 
4. Case A f a c e s 4  steps. 
The majority of faces processed fall into the above 
nonworst situations. 
SHARED MEMORY 
one access period for reading and writing into RAM 
560 because of the common addressing scheme. The 
same CV, PV, and FV may be common to all the planes 
throughout each test. The PV and FV window coordi- 
nates (l,b, r, and t) are entered into RAMS 560 (l, b, r, 65 comprising: 
and t) only once at a memory location defined by RP 
and FVF. As each plane is tested, each CV coordinate 
(I, b, r, and t) is available from window logic 510 (l, b, 
We claim as our invention: 
I. An image processor system responsive to the sinnu- 
lated movement between an observer and the vertices 
Each clipping test of rejection logic 550 requires only 60 of polygon faces within a data base, which system elimi- 
nates polygon vertices outside the polyhedral angle of 
vision defined by the observers field of view through a 
polygon shaped viewing port, for providing display 
signals to a display device, the image processor system 
first circuit means for continuously providing the 
positional relationship between the observers field 
of view and the polygon vertices, in sequence de- 
4,208,810 
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fining a current polygon face and a current vertex tex is on the same side thereof as the immediately previ- 
and a previous vertex within the current polygon ously tested plane. 
face 10. The image processor system of claim 8, wherein 
clipping means responsive to the positional relation- the clipping means further comprises a boundary coor- 
ship for eliminating polygon vertices outside the 5 dinate generator means for providing a set of coordi- 
polyhedral angle of vision as each face becomes the nates for each polygon vertex defining the positional 
current face by sequentially testing the position of relationship between that vertex and the boundary 
each current vertex simultaneously against the planes. 
Positions of all of the boundary Plane surfaces 11. The image processor system of claim 10, wherein 
forming the polyhedral angle of vision; and 10 each set of boundary coordinates defines the distance 
second Circuit meanS reSpOnSiVe to the polygon verti- from that vertex to the boundary planes. 
ces within the polyhedral angle Of vision for Pro- 12. The image processor system of claim 11, wherein 
viding display signals to the display device. each boundary plane has an independent bidirectional 
2. The image processor System of claim 1, wherein coordinate system in which the boundary plane is the 
the clipping means further includes rejection logic for 15 origin and all boundary coordhates extending away 
of vision and for rejecting each current vertex which is hedral angle have one sign, and all boundary coordi- 
nates extending away from each boundary plane on the outside the polyhedral angle of vision. 
3. The image processor system of claim 2, wherein other side therefrom have the other sign. 
the rejection logic simultaneously receives all of the 20 13. The system of claim 12, wherein an outcode word 
coordinates of the relative position of the current vertex is formed for each vertex by the sign of each 
polyhedral angle of vision and tests the relative position ing if that vertex is within the polyhedral angle of vi- 
against the boundary plane surfaces in a predetermined sion. 
14. The system of claim 13, wherein that vertex is sequence. 
passing each current vertex within the polyhedral from each plane on the Same side therefrom as the poly- 
with respect to the boundary plane surfaces forming the of the boundary coordinates of that vertex of &termin- 
25 
4* The image processor system Of 3, wherein 
the rejection logic tests the planes with adja- 
cent boundary planes Of the polyhedral de having 
within the polyhedral angle of ision if all the signs 
the outcode word therefor have one sign, and that ver- 
tex i~ outside the polyhedral angle of vision if all of the 
signs in the outcode word therefor have the other sign. 
15. The system of claim 14, wherein the polyhedral 
angle of vision is formed by four planes, and the bound- 
ary coordinates for each vertex are calculated as fol- 
lows: 
adjacent positions in the testing sequence. 
the rejection logic compares all of the coordinates of 
the current vertex with all of the coordinates of the 
previous vertex to determine if the polygon edge ex- 
tending there between intersects any of the boundary 
6. The image processor system of claim 5, wherein 
an arithmetic means for determining the point of 
5. The image processor system of claim 3, wherein 30 
plane surfaces forming the polyhedron of vision. 35 vI=KIZ+X 
the clipping means further includes: vr= KrZ- X 
vt=KtZ+Y intersection of the boundary plane surface and the 
previous vertex; and vb=KbZ- Y 
edge extending between the current vertex and the 40 
storage means for retaining the points of intersection 
for use as intersection vertices which replace the 
vertices outside the polyhedral angle of vision to 
form a truncated polygon face entirely within 45 
view. 
Where: 
Vl is the distance between the vertex and the planar 
vr is the distance between the vertex and the planar 
vt is the distance between the vertex and the Planar 
vb is the distance between the vertex and the Planar 
X, Y, and Z are the coordinates of the observer coor- 
K are constants determined by the apex angle within 
16. The system of claim 15, wherein the K of each 
planar boundary is equal to one half the tangent of the 
apex angle in that planar boundary. 
17. The system of claim 16, wherein the apex angles 
60 in opposing boundary planes are equal and K1= Kr and 
18. The system of claim 17, wherein all the apex 
surface on the left, 
surface on the right, 
surface on the top, 
surface on the bottom, 
dinate system, and 
each plane of polyhedral angle of vision. 
7. The image processor system of claim 6, wherein 
the arithmetic means determines each intersection ver- 
tex by substituting the midpoint of polygon edge ex- 
tending between the current vertex and the previous 50 
vertex for the vertex which is outside the polyhedral 
angle and calculating the midpoint of the resulting line 
and substituting the new midpoint for the previous mid- 
point until a midpoint is calculated having a position on 
the intersected boundary plane surface, which midpoint 55 
is the intersection vertex being determined. 
8. The image processor system of claim 6, wherein 
the rejection means determines whether the current 
vertex is on the polyhedral angle side of each boundary 
plane or on the other side of each boundary plane. 
9. The image processor system of claim 8, wherein 
the rejection logic advances the testing of the boundary 
planes in a predetermined order and skips the test of any 
Kt=Kb. 
angles are equal and Kl=Kr+Kt=Kb. 
boundary plane with respect to which the current ver- * * * * *  
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